46 lines
1.3 KiB
Plaintext
46 lines
1.3 KiB
Plaintext
|
* Synopsys DesignWare I2C
|
||
|
|
|
||
|
|
Required properties :
|
||
|
|
|
||
|
|
- compatible : should be "snps,designware-i2c"
|
||
|
|
- reg : Offset and length of the register set for the device
|
||
|
|
- interrupts : <IRQ> where IRQ is the interrupt number.
|
||
|
|
|
||
|
|
Recommended properties :
|
||
|
|
|
||
|
|
- clock-frequency : desired I2C bus clock frequency in Hz.
|
||
|
|
|
||
|
|
Optional properties :
|
||
|
|
- i2c-sda-hold-time-ns : should contain the SDA hold time in nanoseconds.
|
||
|
|
This option is only supported in hardware blocks version 1.11a or newer.
|
||
|
|
|
||
|
|
- i2c-scl-falling-time-ns : should contain the SCL falling time in nanoseconds.
|
||
|
|
This value which is by default 300ns is used to compute the tLOW period.
|
||
|
|
|
||
|
|
- i2c-sda-falling-time-ns : should contain the SDA falling time in nanoseconds.
|
||
|
|
This value which is by default 300ns is used to compute the tHIGH period.
|
||
|
|
|
||
|
|
Example :
|
||
|
|
|
||
|
|
i2c@f0000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "snps,designware-i2c";
|
||
|
|
reg = <0xf0000 0x1000>;
|
||
|
|
interrupts = <11>;
|
||
|
|
clock-frequency = <400000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c@1120000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "snps,designware-i2c";
|
||
|
|
reg = <0x1120000 0x1000>;
|
||
|
|
interrupt-parent = <&ictl>;
|
||
|
|
interrupts = <12 1>;
|
||
|
|
clock-frequency = <400000>;
|
||
|
|
i2c-sda-hold-time-ns = <300>;
|
||
|
|
i2c-sda-falling-time-ns = <300>;
|
||
|
|
i2c-scl-falling-time-ns = <300>;
|
||
|
|
};
|