683 lines
17 KiB
Plaintext
683 lines
17 KiB
Plaintext
|
/*
|
||
|
|
* Copyright 2015 Linaro Ltd
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||
|
|
* of this software and associated documentation files (the "Software"), to deal
|
||
|
|
* in the Software without restriction, including without limitation the rights
|
||
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||
|
|
* copies of the Software, and to permit persons to whom the Software is
|
||
|
|
* furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||
|
|
* THE SOFTWARE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
#include "skeleton.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "ARM RealView PB11MPcore";
|
||
|
|
compatible = "arm,realview-pb11mp";
|
||
|
|
|
||
|
|
chosen { };
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
serial0 = &pb11mp_serial0;
|
||
|
|
serial1 = &pb11mp_serial1;
|
||
|
|
serial2 = &pb11mp_serial2;
|
||
|
|
serial3 = &pb11mp_serial3;
|
||
|
|
};
|
||
|
|
|
||
|
|
memory {
|
||
|
|
/*
|
||
|
|
* The PB11MPCore has 512 MiB memory @ 0x70000000
|
||
|
|
* and the first 256 are also remapped @ 0x00000000
|
||
|
|
*/
|
||
|
|
reg = <0x70000000 0x20000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
enable-method = "arm,realview-smp";
|
||
|
|
|
||
|
|
MP11_0: cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,arm11mpcore";
|
||
|
|
reg = <0>;
|
||
|
|
next-level-cache = <&L2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
MP11_1: cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,arm11mpcore";
|
||
|
|
reg = <1>;
|
||
|
|
next-level-cache = <&L2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
MP11_2: cpu@2 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,arm11mpcore";
|
||
|
|
reg = <2>;
|
||
|
|
next-level-cache = <&L2>;
|
||
|
|
};
|
||
|
|
|
||
|
|
MP11_3: cpu@3 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,arm11mpcore";
|
||
|
|
reg = <3>;
|
||
|
|
next-level-cache = <&L2>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Primary TestChip GIC synthesized with the CPU */
|
||
|
|
intc_tc11mp: interrupt-controller@1f000100 {
|
||
|
|
compatible = "arm,tc11mp-gic";
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
interrupt-controller;
|
||
|
|
reg = <0x1f001000 0x1000>,
|
||
|
|
<0x1f000100 0x100>;
|
||
|
|
};
|
||
|
|
|
||
|
|
L2: l2-cache {
|
||
|
|
compatible = "arm,l220-cache";
|
||
|
|
reg = <0x1f002000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 30 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 31 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
cache-unified;
|
||
|
|
cache-level = <2>;
|
||
|
|
/*
|
||
|
|
* Override default cache size, sets and
|
||
|
|
* associativity as these may be erroneously set
|
||
|
|
* up by boot loader(s), probably for safety
|
||
|
|
* since th outer sync operation can cause the
|
||
|
|
* cache to hang unless disabled.
|
||
|
|
*/
|
||
|
|
cache-size = <1048576>; // 1MB
|
||
|
|
cache-sets = <4096>;
|
||
|
|
cache-line-size = <32>;
|
||
|
|
arm,shared-override;
|
||
|
|
arm,parity-enable;
|
||
|
|
arm,outer-sync-disable;
|
||
|
|
};
|
||
|
|
|
||
|
|
scu@1f000000 {
|
||
|
|
compatible = "arm,arm11mp-scu";
|
||
|
|
reg = <0x1f000000 0x100>;
|
||
|
|
};
|
||
|
|
|
||
|
|
timer@1f000600 {
|
||
|
|
compatible = "arm,arm11mp-twd-timer";
|
||
|
|
reg = <0x1f000600 0x20>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <1 13 0xf04>;
|
||
|
|
};
|
||
|
|
|
||
|
|
watchdog@1f000620 {
|
||
|
|
compatible = "arm,arm11mp-twd-wdt";
|
||
|
|
reg = <0x1f000620 0x20>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <1 14 0xf04>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* PMU with one IRQ line per core */
|
||
|
|
pmu {
|
||
|
|
compatible = "arm,arm11mpcore-pmu";
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 17 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 18 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 19 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 20 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-affinity = <&MP11_0>, <&MP11_1>, <&MP11_2>, <&MP11_3>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* The voltage to the MMC card is hardwired at 3.3V */
|
||
|
|
vmmc: regulator-vmmc {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
regulator-name = "vmmc";
|
||
|
|
regulator-min-microvolt = <3300000>;
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-boot-on;
|
||
|
|
};
|
||
|
|
|
||
|
|
veth: regulator-veth {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
regulator-name = "veth";
|
||
|
|
regulator-min-microvolt = <3300000>;
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-boot-on;
|
||
|
|
};
|
||
|
|
|
||
|
|
xtal24mhz: xtal24mhz@24M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <24000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
refclk32khz: refclk32khz {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <32768>;
|
||
|
|
};
|
||
|
|
|
||
|
|
timclk: timclk@1M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-factor-clock";
|
||
|
|
clock-div = <24>;
|
||
|
|
clock-mult = <1>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
mclk: mclk@24M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-factor-clock";
|
||
|
|
clock-div = <1>;
|
||
|
|
clock-mult = <1>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
kmiclk: kmiclk@24M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-factor-clock";
|
||
|
|
clock-div = <1>;
|
||
|
|
clock-mult = <1>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sspclk: sspclk@24M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-factor-clock";
|
||
|
|
clock-div = <1>;
|
||
|
|
clock-mult = <1>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uartclk: uartclk@24M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-factor-clock";
|
||
|
|
clock-div = <1>;
|
||
|
|
clock-mult = <1>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
wdogclk: wdogclk@24M {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-factor-clock";
|
||
|
|
clock-div = <1>;
|
||
|
|
clock-mult = <1>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* FIXME: this actually hangs off the PLL clocks */
|
||
|
|
pclk: pclk@0 {
|
||
|
|
#clock-cells = <0>;
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
clock-frequency = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
flash0@40000000 {
|
||
|
|
/* 2 * 32MiB NOR Flash memory */
|
||
|
|
compatible = "arm,versatile-flash", "cfi-flash";
|
||
|
|
reg = <0x40000000 0x04000000>;
|
||
|
|
bank-width = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
flash1@44000000 {
|
||
|
|
// 2 * 32MiB NOR Flash memory
|
||
|
|
compatible = "arm,versatile-flash", "cfi-flash";
|
||
|
|
reg = <0x44000000 0x04000000>;
|
||
|
|
bank-width = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
soc {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
compatible = "arm,realview-pb11mp-soc", "simple-bus";
|
||
|
|
regmap = <&pb11mp_syscon>;
|
||
|
|
ranges;
|
||
|
|
|
||
|
|
pb11mp_syscon: syscon@10000000 {
|
||
|
|
compatible = "arm,realview-pb11mp-syscon", "syscon", "simple-mfd";
|
||
|
|
reg = <0x10000000 0x1000>;
|
||
|
|
|
||
|
|
led@08.0 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x01>;
|
||
|
|
label = "versatile:0";
|
||
|
|
linux,default-trigger = "heartbeat";
|
||
|
|
default-state = "on";
|
||
|
|
};
|
||
|
|
led@08.1 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x02>;
|
||
|
|
label = "versatile:1";
|
||
|
|
linux,default-trigger = "mmc0";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
led@08.2 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x04>;
|
||
|
|
label = "versatile:2";
|
||
|
|
linux,default-trigger = "cpu0";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
led@08.3 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x08>;
|
||
|
|
label = "versatile:3";
|
||
|
|
linux,default-trigger = "cpu1";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
led@08.4 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x10>;
|
||
|
|
label = "versatile:4";
|
||
|
|
linux,default-trigger = "cpu2";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
led@08.5 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x20>;
|
||
|
|
label = "versatile:5";
|
||
|
|
linux,default-trigger = "cpu3";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
led@08.6 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x40>;
|
||
|
|
label = "versatile:6";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
led@08.7 {
|
||
|
|
compatible = "register-bit-led";
|
||
|
|
offset = <0x08>;
|
||
|
|
mask = <0x80>;
|
||
|
|
label = "versatile:7";
|
||
|
|
default-state = "off";
|
||
|
|
};
|
||
|
|
|
||
|
|
oscclk0: osc0@0c {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0x0C>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
oscclk1: osc1@10 {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0x10>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
oscclk2: osc2@14 {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0x14>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
oscclk3: osc3@18 {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0x18>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
oscclk4: osc4@1c {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0x1c>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
oscclk5: osc5@d4 {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0xd4>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
oscclk6: osc6@d8 {
|
||
|
|
compatible = "arm,syscon-icst307";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
lock-offset = <0x20>;
|
||
|
|
vco-offset = <0xd8>;
|
||
|
|
clocks = <&xtal24mhz>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
sp810_syscon: sysctl@10001000 {
|
||
|
|
compatible = "arm,sp810", "arm,primecell";
|
||
|
|
reg = <0x10001000 0x1000>;
|
||
|
|
clocks = <&refclk32khz>, <&timclk>, <&xtal24mhz>;
|
||
|
|
clock-names = "refclk", "timclk", "apb_pclk";
|
||
|
|
#clock-cells = <1>;
|
||
|
|
clock-output-names = "timerclk0",
|
||
|
|
"timerclk1",
|
||
|
|
"timerclk2",
|
||
|
|
"timerclk3";
|
||
|
|
assigned-clocks = <&sp810_syscon 0>,
|
||
|
|
<&sp810_syscon 1>,
|
||
|
|
<&sp810_syscon 2>,
|
||
|
|
<&sp810_syscon 3>;
|
||
|
|
assigned-clock-parents = <&timclk>,
|
||
|
|
<&timclk>,
|
||
|
|
<&timclk>,
|
||
|
|
<&timclk>;
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c0: i2c@10002000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
compatible = "arm,versatile-i2c";
|
||
|
|
reg = <0x10002000 0x1000>;
|
||
|
|
|
||
|
|
rtc@68 {
|
||
|
|
compatible = "dallas,ds1338";
|
||
|
|
reg = <0x68>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
aaci: aaci@10004000 {
|
||
|
|
compatible = "arm,pl041", "arm,primecell";
|
||
|
|
reg = <0x10004000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&pclk>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
mci: mmcsd@10005000 {
|
||
|
|
compatible = "arm,pl18x", "arm,primecell";
|
||
|
|
reg = <0x10005000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 15 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
/* Due to frequent FIFO overruns, use just 500 kHz */
|
||
|
|
max-frequency = <500000>;
|
||
|
|
bus-width = <4>;
|
||
|
|
cap-sd-highspeed;
|
||
|
|
cap-mmc-highspeed;
|
||
|
|
clocks = <&mclk>, <&pclk>;
|
||
|
|
clock-names = "mclk", "apb_pclk";
|
||
|
|
vmmc-supply = <&vmmc>;
|
||
|
|
cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
|
||
|
|
wp-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
|
||
|
|
};
|
||
|
|
|
||
|
|
kmi0: kmi@10006000 {
|
||
|
|
compatible = "arm,pl050", "arm,primecell";
|
||
|
|
reg = <0x10006000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&kmiclk>, <&pclk>;
|
||
|
|
clock-names = "KMIREFCLK", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
kmi1: kmi@10007000 {
|
||
|
|
compatible = "arm,pl050", "arm,primecell";
|
||
|
|
reg = <0x10007000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&kmiclk>, <&pclk>;
|
||
|
|
clock-names = "KMIREFCLK", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
pb11mp_serial0: serial@10009000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x10009000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&uartclk>, <&pclk>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
pb11mp_serial1: serial@1000a000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x1000a000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&uartclk>, <&pclk>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
pb11mp_serial2: serial@1000b000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x1000b000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&uartclk>, <&pclk>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
pb11mp_serial3: serial@1000c000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x1000c000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 15 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&uartclk>, <&pclk>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
spi@1000d000 {
|
||
|
|
compatible = "arm,pl022", "arm,primecell";
|
||
|
|
reg = <0x1000d000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&sspclk>, <&pclk>;
|
||
|
|
clock-names = "SSPCLK", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
watchdog@1000f000 {
|
||
|
|
compatible = "arm,sp805", "arm,primecell";
|
||
|
|
reg = <0x1000f000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&wdogclk>, <&pclk>;
|
||
|
|
clock-names = "wdogclk", "apb_pclk";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
watchdog@10010000 {
|
||
|
|
compatible = "arm,sp805", "arm,primecell";
|
||
|
|
reg = <0x10010000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&wdogclk>, <&pclk>;
|
||
|
|
clock-names = "wdogclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer01: timer@10011000 {
|
||
|
|
compatible = "arm,sp804", "arm,primecell";
|
||
|
|
reg = <0x10011000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 1 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
arm,sp804-has-irq = <1>;
|
||
|
|
clocks = <&sp810_syscon 0>,
|
||
|
|
<&sp810_syscon 1>,
|
||
|
|
<&pclk>;
|
||
|
|
clock-names = "timerclk0",
|
||
|
|
"timerclk1",
|
||
|
|
"apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer23: timer@10012000 {
|
||
|
|
compatible = "arm,sp804", "arm,primecell";
|
||
|
|
reg = <0x10012000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
arm,sp804-has-irq = <1>;
|
||
|
|
clocks = <&sp810_syscon 2>,
|
||
|
|
<&sp810_syscon 3>,
|
||
|
|
<&pclk>;
|
||
|
|
clock-names = "timerclk2",
|
||
|
|
"timerclk3",
|
||
|
|
"apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio0: gpio@10013000 {
|
||
|
|
compatible = "arm,pl061", "arm,primecell";
|
||
|
|
reg = <0x10013000 0x1000>;
|
||
|
|
gpio-controller;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
clocks = <&pclk>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio1: gpio@10014000 {
|
||
|
|
compatible = "arm,pl061", "arm,primecell";
|
||
|
|
reg = <0x10014000 0x1000>;
|
||
|
|
gpio-controller;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
clocks = <&pclk>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio2: gpio@10015000 {
|
||
|
|
compatible = "arm,pl061", "arm,primecell";
|
||
|
|
reg = <0x10015000 0x1000>;
|
||
|
|
gpio-controller;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
#interrupt-cells = <2>;
|
||
|
|
clocks = <&pclk>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
rtc: rtc@10017000 {
|
||
|
|
compatible = "arm,pl031", "arm,primecell";
|
||
|
|
reg = <0x10017000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&pclk>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer45: timer@10018000 {
|
||
|
|
compatible = "arm,sp804", "arm,primecell";
|
||
|
|
reg = <0x10018000 0x1000>;
|
||
|
|
clocks = <&timclk>, <&pclk>;
|
||
|
|
clock-names = "timer", "apb_pclk";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer67: timer@10019000 {
|
||
|
|
compatible = "arm,sp804", "arm,primecell";
|
||
|
|
reg = <0x10019000 0x1000>;
|
||
|
|
clocks = <&timclk>, <&pclk>;
|
||
|
|
clock-names = "timer", "apb_pclk";
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
|
||
|
|
clcd@10020000 {
|
||
|
|
compatible = "arm,pl111", "arm,primecell";
|
||
|
|
reg = <0x10020000 0x1000>;
|
||
|
|
interrupt-parent = <&intc_pb11mp>;
|
||
|
|
interrupt-names = "combined";
|
||
|
|
interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&oscclk4>, <&pclk>;
|
||
|
|
clock-names = "clcdclk", "apb_pclk";
|
||
|
|
max-memory-bandwidth = <130000000>; /* 16bpp @ 63.5MHz */
|
||
|
|
|
||
|
|
port {
|
||
|
|
clcd_pads: endpoint {
|
||
|
|
remote-endpoint = <&clcd_panel>;
|
||
|
|
arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
panel {
|
||
|
|
compatible = "panel-dpi";
|
||
|
|
|
||
|
|
port {
|
||
|
|
clcd_panel: endpoint {
|
||
|
|
remote-endpoint = <&clcd_pads>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Standard 640x480 VGA timings */
|
||
|
|
panel-timing {
|
||
|
|
clock-frequency = <25175000>;
|
||
|
|
hactive = <640>;
|
||
|
|
hback-porch = <48>;
|
||
|
|
hfront-porch = <16>;
|
||
|
|
hsync-len = <96>;
|
||
|
|
vactive = <480>;
|
||
|
|
vback-porch = <33>;
|
||
|
|
vfront-porch = <10>;
|
||
|
|
vsync-len = <2>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* This GIC on the Platform Baseboard is cascaded off the
|
||
|
|
* TestChip GIC
|
||
|
|
*/
|
||
|
|
intc_pb11mp: interrupt-controller@1e000000 {
|
||
|
|
compatible = "arm,arm11mp-gic";
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
interrupt-controller;
|
||
|
|
reg = <0x1e001000 0x1000>,
|
||
|
|
<0x1e000000 0x100>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* SMSC 9118 ethernet with PHY and EEPROM */
|
||
|
|
ethernet@4e000000 {
|
||
|
|
compatible = "smsc,lan9118", "smsc,lan9115";
|
||
|
|
reg = <0x4e000000 0x10000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
phy-mode = "mii";
|
||
|
|
reg-io-width = <4>;
|
||
|
|
smsc,irq-active-high;
|
||
|
|
smsc,irq-push-pull;
|
||
|
|
vdd33a-supply = <&veth>;
|
||
|
|
vddvario-supply = <&veth>;
|
||
|
|
};
|
||
|
|
|
||
|
|
usb@4f000000 {
|
||
|
|
compatible = "nxp,usb-isp1761";
|
||
|
|
reg = <0x4f000000 0x20000>;
|
||
|
|
interrupt-parent = <&intc_tc11mp>;
|
||
|
|
interrupts = <0 3 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
port1-otg;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|