134 lines
3.0 KiB
Plaintext
134 lines
3.0 KiB
Plaintext
|
/*
|
||
|
|
* Samsung's Exynos4212 SoC device tree source
|
||
|
|
*
|
||
|
|
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
||
|
|
* http://www.samsung.com
|
||
|
|
*
|
||
|
|
* Samsung's Exynos4212 SoC device nodes are listed in this file. Exynos4212
|
||
|
|
* based board files can include this file and provide values for board specfic
|
||
|
|
* bindings.
|
||
|
|
*
|
||
|
|
* Note: This file does not include device nodes for all the controllers in
|
||
|
|
* Exynos4212 SoC. As device tree coverage for Exynos4212 increases, additional
|
||
|
|
* nodes can be added to this file.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "exynos4x12.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
compatible = "samsung,exynos4212", "samsung,exynos4";
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu0: cpu@A00 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a9";
|
||
|
|
reg = <0xA00>;
|
||
|
|
clocks = <&clock CLK_ARM_CLK>;
|
||
|
|
clock-names = "cpu";
|
||
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
||
|
|
cooling-min-level = <13>;
|
||
|
|
cooling-max-level = <7>;
|
||
|
|
#cooling-cells = <2>; /* min followed by max */
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu@A01 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a9";
|
||
|
|
reg = <0xA01>;
|
||
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu0_opp_table: opp_table0 {
|
||
|
|
compatible = "operating-points-v2";
|
||
|
|
opp-shared;
|
||
|
|
|
||
|
|
opp00 {
|
||
|
|
opp-hz = /bits/ 64 <200000000>;
|
||
|
|
opp-microvolt = <900000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp01 {
|
||
|
|
opp-hz = /bits/ 64 <300000000>;
|
||
|
|
opp-microvolt = <900000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp02 {
|
||
|
|
opp-hz = /bits/ 64 <400000000>;
|
||
|
|
opp-microvolt = <925000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp03 {
|
||
|
|
opp-hz = /bits/ 64 <500000000>;
|
||
|
|
opp-microvolt = <950000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp04 {
|
||
|
|
opp-hz = /bits/ 64 <600000000>;
|
||
|
|
opp-microvolt = <975000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp05 {
|
||
|
|
opp-hz = /bits/ 64 <700000000>;
|
||
|
|
opp-microvolt = <987500>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp06 {
|
||
|
|
opp-hz = /bits/ 64 <800000000>;
|
||
|
|
opp-microvolt = <1000000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp07 {
|
||
|
|
opp-hz = /bits/ 64 <900000000>;
|
||
|
|
opp-microvolt = <1037500>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp08 {
|
||
|
|
opp-hz = /bits/ 64 <1000000000>;
|
||
|
|
opp-microvolt = <1087500>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp09 {
|
||
|
|
opp-hz = /bits/ 64 <1100000000>;
|
||
|
|
opp-microvolt = <1137500>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp10 {
|
||
|
|
opp-hz = /bits/ 64 <1200000000>;
|
||
|
|
opp-microvolt = <1187500>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp11 {
|
||
|
|
opp-hz = /bits/ 64 <1300000000>;
|
||
|
|
opp-microvolt = <1250000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp12 {
|
||
|
|
opp-hz = /bits/ 64 <1400000000>;
|
||
|
|
opp-microvolt = <1287500>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
};
|
||
|
|
opp13 {
|
||
|
|
opp-hz = /bits/ 64 <1500000000>;
|
||
|
|
opp-microvolt = <1350000>;
|
||
|
|
clock-latency-ns = <200000>;
|
||
|
|
turbo-mode;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&combiner {
|
||
|
|
samsung,combiner-nr = <18>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&gic {
|
||
|
|
cpu-offset = <0x8000>;
|
||
|
|
};
|