297 lines
6.4 KiB
Plaintext
297 lines
6.4 KiB
Plaintext
|
/*
|
||
|
|
* ARM Ltd. Versatile Express
|
||
|
|
*
|
||
|
|
* CoreTile Express A15x2 (version with Test Chip 1)
|
||
|
|
* Cortex-A15 MPCore (V2P-CA15)
|
||
|
|
*
|
||
|
|
* HBI-0237A
|
||
|
|
*/
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "V2P-CA15";
|
||
|
|
arm,hbi = <0x237>;
|
||
|
|
arm,vexpress,site = <0xf>;
|
||
|
|
compatible = "arm,vexpress,v2p-ca15,tc1", "arm,vexpress,v2p-ca15", "arm,vexpress";
|
||
|
|
interrupt-parent = <&gic>;
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
|
||
|
|
chosen { };
|
||
|
|
|
||
|
|
aliases {
|
||
|
|
serial0 = &v2m_serial0;
|
||
|
|
serial1 = &v2m_serial1;
|
||
|
|
serial2 = &v2m_serial2;
|
||
|
|
serial3 = &v2m_serial3;
|
||
|
|
i2c0 = &v2m_i2c_dvi;
|
||
|
|
i2c1 = &v2m_i2c_pcie;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpus {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a15";
|
||
|
|
reg = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a15";
|
||
|
|
reg = <1>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
memory@80000000 {
|
||
|
|
device_type = "memory";
|
||
|
|
reg = <0 0x80000000 0 0x40000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
hdlcd@2b000000 {
|
||
|
|
compatible = "arm,hdlcd";
|
||
|
|
reg = <0 0x2b000000 0 0x1000>;
|
||
|
|
interrupts = <0 85 4>;
|
||
|
|
clocks = <&hdlcd_clk>;
|
||
|
|
clock-names = "pxlclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
memory-controller@2b0a0000 {
|
||
|
|
compatible = "arm,pl341", "arm,primecell";
|
||
|
|
reg = <0 0x2b0a0000 0 0x1000>;
|
||
|
|
clocks = <&sys_pll>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
wdt@2b060000 {
|
||
|
|
compatible = "arm,sp805", "arm,primecell";
|
||
|
|
status = "disabled";
|
||
|
|
reg = <0 0x2b060000 0 0x1000>;
|
||
|
|
interrupts = <0 98 4>;
|
||
|
|
clocks = <&sys_pll>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
gic: interrupt-controller@2c001000 {
|
||
|
|
compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
#address-cells = <0>;
|
||
|
|
interrupt-controller;
|
||
|
|
reg = <0 0x2c001000 0 0x1000>,
|
||
|
|
<0 0x2c002000 0 0x1000>,
|
||
|
|
<0 0x2c004000 0 0x2000>,
|
||
|
|
<0 0x2c006000 0 0x2000>;
|
||
|
|
interrupts = <1 9 0xf04>;
|
||
|
|
};
|
||
|
|
|
||
|
|
memory-controller@7ffd0000 {
|
||
|
|
compatible = "arm,pl354", "arm,primecell";
|
||
|
|
reg = <0 0x7ffd0000 0 0x1000>;
|
||
|
|
interrupts = <0 86 4>,
|
||
|
|
<0 87 4>;
|
||
|
|
clocks = <&sys_pll>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
dma@7ffb0000 {
|
||
|
|
compatible = "arm,pl330", "arm,primecell";
|
||
|
|
reg = <0 0x7ffb0000 0 0x1000>;
|
||
|
|
interrupts = <0 92 4>,
|
||
|
|
<0 88 4>,
|
||
|
|
<0 89 4>,
|
||
|
|
<0 90 4>,
|
||
|
|
<0 91 4>;
|
||
|
|
clocks = <&sys_pll>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv7-timer";
|
||
|
|
interrupts = <1 13 0xf08>,
|
||
|
|
<1 14 0xf08>,
|
||
|
|
<1 11 0xf08>,
|
||
|
|
<1 10 0xf08>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pmu {
|
||
|
|
compatible = "arm,cortex-a15-pmu";
|
||
|
|
interrupts = <0 68 4>,
|
||
|
|
<0 69 4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
dcc {
|
||
|
|
compatible = "arm,vexpress,config-bus";
|
||
|
|
arm,vexpress,config-bridge = <&v2m_sysreg>;
|
||
|
|
|
||
|
|
oscclk0 {
|
||
|
|
/* CPU PLL reference clock */
|
||
|
|
compatible = "arm,vexpress-osc";
|
||
|
|
arm,vexpress-sysreg,func = <1 0>;
|
||
|
|
freq-range = <50000000 60000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-output-names = "oscclk0";
|
||
|
|
};
|
||
|
|
|
||
|
|
oscclk4 {
|
||
|
|
/* Multiplexed AXI master clock */
|
||
|
|
compatible = "arm,vexpress-osc";
|
||
|
|
arm,vexpress-sysreg,func = <1 4>;
|
||
|
|
freq-range = <20000000 40000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-output-names = "oscclk4";
|
||
|
|
};
|
||
|
|
|
||
|
|
hdlcd_clk: oscclk5 {
|
||
|
|
/* HDLCD PLL reference clock */
|
||
|
|
compatible = "arm,vexpress-osc";
|
||
|
|
arm,vexpress-sysreg,func = <1 5>;
|
||
|
|
freq-range = <23750000 165000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-output-names = "oscclk5";
|
||
|
|
};
|
||
|
|
|
||
|
|
smbclk: oscclk6 {
|
||
|
|
/* SMB clock */
|
||
|
|
compatible = "arm,vexpress-osc";
|
||
|
|
arm,vexpress-sysreg,func = <1 6>;
|
||
|
|
freq-range = <20000000 50000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-output-names = "oscclk6";
|
||
|
|
};
|
||
|
|
|
||
|
|
sys_pll: oscclk7 {
|
||
|
|
/* SYS PLL reference clock */
|
||
|
|
compatible = "arm,vexpress-osc";
|
||
|
|
arm,vexpress-sysreg,func = <1 7>;
|
||
|
|
freq-range = <20000000 60000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-output-names = "oscclk7";
|
||
|
|
};
|
||
|
|
|
||
|
|
oscclk8 {
|
||
|
|
/* DDR2 PLL reference clock */
|
||
|
|
compatible = "arm,vexpress-osc";
|
||
|
|
arm,vexpress-sysreg,func = <1 8>;
|
||
|
|
freq-range = <40000000 40000000>;
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-output-names = "oscclk8";
|
||
|
|
};
|
||
|
|
|
||
|
|
volt-cores {
|
||
|
|
/* CPU core voltage */
|
||
|
|
compatible = "arm,vexpress-volt";
|
||
|
|
arm,vexpress-sysreg,func = <2 0>;
|
||
|
|
regulator-name = "Cores";
|
||
|
|
regulator-min-microvolt = <800000>;
|
||
|
|
regulator-max-microvolt = <1050000>;
|
||
|
|
regulator-always-on;
|
||
|
|
label = "Cores";
|
||
|
|
};
|
||
|
|
|
||
|
|
amp-cores {
|
||
|
|
/* Total current for the two cores */
|
||
|
|
compatible = "arm,vexpress-amp";
|
||
|
|
arm,vexpress-sysreg,func = <3 0>;
|
||
|
|
label = "Cores";
|
||
|
|
};
|
||
|
|
|
||
|
|
temp-dcc {
|
||
|
|
/* DCC internal temperature */
|
||
|
|
compatible = "arm,vexpress-temp";
|
||
|
|
arm,vexpress-sysreg,func = <4 0>;
|
||
|
|
label = "DCC";
|
||
|
|
};
|
||
|
|
|
||
|
|
power-cores {
|
||
|
|
/* Total power */
|
||
|
|
compatible = "arm,vexpress-power";
|
||
|
|
arm,vexpress-sysreg,func = <12 0>;
|
||
|
|
label = "Cores";
|
||
|
|
};
|
||
|
|
|
||
|
|
energy {
|
||
|
|
/* Total energy */
|
||
|
|
compatible = "arm,vexpress-energy";
|
||
|
|
arm,vexpress-sysreg,func = <13 0>;
|
||
|
|
label = "Cores";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
smb@08000000 {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0 0 0x08000000 0x04000000>,
|
||
|
|
<1 0 0 0x14000000 0x04000000>,
|
||
|
|
<2 0 0 0x18000000 0x04000000>,
|
||
|
|
<3 0 0 0x1c000000 0x04000000>,
|
||
|
|
<4 0 0 0x0c000000 0x04000000>,
|
||
|
|
<5 0 0 0x10000000 0x04000000>;
|
||
|
|
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 63>;
|
||
|
|
interrupt-map = <0 0 0 &gic 0 0 4>,
|
||
|
|
<0 0 1 &gic 0 1 4>,
|
||
|
|
<0 0 2 &gic 0 2 4>,
|
||
|
|
<0 0 3 &gic 0 3 4>,
|
||
|
|
<0 0 4 &gic 0 4 4>,
|
||
|
|
<0 0 5 &gic 0 5 4>,
|
||
|
|
<0 0 6 &gic 0 6 4>,
|
||
|
|
<0 0 7 &gic 0 7 4>,
|
||
|
|
<0 0 8 &gic 0 8 4>,
|
||
|
|
<0 0 9 &gic 0 9 4>,
|
||
|
|
<0 0 10 &gic 0 10 4>,
|
||
|
|
<0 0 11 &gic 0 11 4>,
|
||
|
|
<0 0 12 &gic 0 12 4>,
|
||
|
|
<0 0 13 &gic 0 13 4>,
|
||
|
|
<0 0 14 &gic 0 14 4>,
|
||
|
|
<0 0 15 &gic 0 15 4>,
|
||
|
|
<0 0 16 &gic 0 16 4>,
|
||
|
|
<0 0 17 &gic 0 17 4>,
|
||
|
|
<0 0 18 &gic 0 18 4>,
|
||
|
|
<0 0 19 &gic 0 19 4>,
|
||
|
|
<0 0 20 &gic 0 20 4>,
|
||
|
|
<0 0 21 &gic 0 21 4>,
|
||
|
|
<0 0 22 &gic 0 22 4>,
|
||
|
|
<0 0 23 &gic 0 23 4>,
|
||
|
|
<0 0 24 &gic 0 24 4>,
|
||
|
|
<0 0 25 &gic 0 25 4>,
|
||
|
|
<0 0 26 &gic 0 26 4>,
|
||
|
|
<0 0 27 &gic 0 27 4>,
|
||
|
|
<0 0 28 &gic 0 28 4>,
|
||
|
|
<0 0 29 &gic 0 29 4>,
|
||
|
|
<0 0 30 &gic 0 30 4>,
|
||
|
|
<0 0 31 &gic 0 31 4>,
|
||
|
|
<0 0 32 &gic 0 32 4>,
|
||
|
|
<0 0 33 &gic 0 33 4>,
|
||
|
|
<0 0 34 &gic 0 34 4>,
|
||
|
|
<0 0 35 &gic 0 35 4>,
|
||
|
|
<0 0 36 &gic 0 36 4>,
|
||
|
|
<0 0 37 &gic 0 37 4>,
|
||
|
|
<0 0 38 &gic 0 38 4>,
|
||
|
|
<0 0 39 &gic 0 39 4>,
|
||
|
|
<0 0 40 &gic 0 40 4>,
|
||
|
|
<0 0 41 &gic 0 41 4>,
|
||
|
|
<0 0 42 &gic 0 42 4>;
|
||
|
|
|
||
|
|
/include/ "vexpress-v2m-rs1.dtsi"
|
||
|
|
};
|
||
|
|
|
||
|
|
site2: hsb@40000000 {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0 0x40000000 0x3fef0000>;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 3>;
|
||
|
|
interrupt-map = <0 0 &gic 0 36 4>,
|
||
|
|
<0 1 &gic 0 37 4>,
|
||
|
|
<0 2 &gic 0 38 4>,
|
||
|
|
<0 3 &gic 0 39 4>;
|
||
|
|
};
|
||
|
|
};
|