51 lines
1.6 KiB
C
51 lines
1.6 KiB
C
|
/*
|
||
|
|
* Copyright 2008 Openmoko, Inc.
|
||
|
|
* Copyright 2008 Simtec Electronics
|
||
|
|
* http://armlinux.simtec.co.uk/
|
||
|
|
* Ben Dooks <ben@simtec.co.uk>
|
||
|
|
*
|
||
|
|
* S3C - USB2.0 Highspeed/OtG device PHY registers
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* Note, this is a separate header file as some of the clock framework
|
||
|
|
* needs to touch this if the clk_48m is used as the USB OHCI or other
|
||
|
|
* peripheral source.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __PLAT_S3C64XX_REGS_USB_HSOTG_PHY_H
|
||
|
|
#define __PLAT_S3C64XX_REGS_USB_HSOTG_PHY_H __FILE__
|
||
|
|
|
||
|
|
/* S3C64XX_PA_USB_HSPHY */
|
||
|
|
|
||
|
|
#define S3C_HSOTG_PHYREG(x) ((x) + S3C_VA_USB_HSPHY)
|
||
|
|
|
||
|
|
#define S3C_PHYPWR S3C_HSOTG_PHYREG(0x00)
|
||
|
|
#define S3C_PHYPWR_NORMAL_MASK (0x19 << 0)
|
||
|
|
#define S3C_PHYPWR_OTG_DISABLE (1 << 4)
|
||
|
|
#define S3C_PHYPWR_ANALOG_POWERDOWN (1 << 3)
|
||
|
|
#define SRC_PHYPWR_FORCE_SUSPEND (1 << 1)
|
||
|
|
|
||
|
|
#define S3C_PHYCLK S3C_HSOTG_PHYREG(0x04)
|
||
|
|
#define S3C_PHYCLK_MODE_USB11 (1 << 6)
|
||
|
|
#define S3C_PHYCLK_EXT_OSC (1 << 5)
|
||
|
|
#define S3C_PHYCLK_CLK_FORCE (1 << 4)
|
||
|
|
#define S3C_PHYCLK_ID_PULL (1 << 2)
|
||
|
|
#define S3C_PHYCLK_CLKSEL_MASK (0x3 << 0)
|
||
|
|
#define S3C_PHYCLK_CLKSEL_SHIFT (0)
|
||
|
|
#define S3C_PHYCLK_CLKSEL_48M (0x0 << 0)
|
||
|
|
#define S3C_PHYCLK_CLKSEL_12M (0x2 << 0)
|
||
|
|
#define S3C_PHYCLK_CLKSEL_24M (0x3 << 0)
|
||
|
|
|
||
|
|
#define S3C_RSTCON S3C_HSOTG_PHYREG(0x08)
|
||
|
|
#define S3C_RSTCON_PHYCLK (1 << 2)
|
||
|
|
#define S3C_RSTCON_HCLK (1 << 1)
|
||
|
|
#define S3C_RSTCON_PHY (1 << 0)
|
||
|
|
|
||
|
|
#define S3C_PHYTUNE S3C_HSOTG_PHYREG(0x20)
|
||
|
|
|
||
|
|
#endif /* __PLAT_S3C64XX_REGS_USB_HSOTG_PHY_H */
|