154 lines
4.9 KiB
C
154 lines
4.9 KiB
C
|
/*
|
||
|
|
* Copyright 2004-2009 Analog Devices Inc.
|
||
|
|
*
|
||
|
|
* Licensed under the GPL-2 or later.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _CPLB_H
|
||
|
|
#define _CPLB_H
|
||
|
|
|
||
|
|
#include <mach/anomaly.h>
|
||
|
|
|
||
|
|
#define SDRAM_IGENERIC (CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | CPLB_PORTPRIO)
|
||
|
|
#define SDRAM_IKERNEL (SDRAM_IGENERIC | CPLB_LOCK)
|
||
|
|
#define L1_IMEMORY ( CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)
|
||
|
|
#define SDRAM_INON_CHBL ( CPLB_USER_RD | CPLB_VALID)
|
||
|
|
|
||
|
|
#if ANOMALY_05000158
|
||
|
|
#define ANOMALY_05000158_WORKAROUND 0x200
|
||
|
|
#else
|
||
|
|
#define ANOMALY_05000158_WORKAROUND 0x0
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CPLB_COMMON (CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)
|
||
|
|
|
||
|
|
#ifdef CONFIG_BFIN_EXTMEM_WRITEBACK
|
||
|
|
#define SDRAM_DGENERIC (CPLB_L1_CHBL | CPLB_COMMON)
|
||
|
|
#elif defined(CONFIG_BFIN_EXTMEM_WRITETHROUGH)
|
||
|
|
#define SDRAM_DGENERIC (CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_COMMON)
|
||
|
|
#else
|
||
|
|
#define SDRAM_DGENERIC (CPLB_COMMON)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define SDRAM_DNON_CHBL (CPLB_COMMON)
|
||
|
|
#define SDRAM_EBIU (CPLB_COMMON)
|
||
|
|
#define SDRAM_OOPS (CPLB_VALID | ANOMALY_05000158_WORKAROUND | CPLB_LOCK | CPLB_DIRTY)
|
||
|
|
|
||
|
|
#define L1_DMEMORY (CPLB_LOCK | CPLB_COMMON)
|
||
|
|
|
||
|
|
#ifdef CONFIG_SMP
|
||
|
|
#define L2_ATTR (INITIAL_T | I_CPLB | D_CPLB)
|
||
|
|
#define L2_IMEMORY (CPLB_COMMON | PAGE_SIZE_1MB)
|
||
|
|
#define L2_DMEMORY (CPLB_LOCK | CPLB_COMMON | PAGE_SIZE_1MB)
|
||
|
|
|
||
|
|
#else
|
||
|
|
#define L2_ATTR (INITIAL_T | SWITCH_T | I_CPLB | D_CPLB)
|
||
|
|
# if defined(CONFIG_BFIN_L2_ICACHEABLE)
|
||
|
|
# define L2_IMEMORY (CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | PAGE_SIZE_1MB)
|
||
|
|
# else
|
||
|
|
# define L2_IMEMORY ( CPLB_USER_RD | CPLB_VALID | PAGE_SIZE_1MB)
|
||
|
|
# endif
|
||
|
|
|
||
|
|
# if defined(CONFIG_BFIN_L2_WRITEBACK)
|
||
|
|
# define L2_DMEMORY (CPLB_L1_CHBL | CPLB_COMMON | PAGE_SIZE_1MB)
|
||
|
|
# elif defined(CONFIG_BFIN_L2_WRITETHROUGH)
|
||
|
|
# define L2_DMEMORY (CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_COMMON | PAGE_SIZE_1MB)
|
||
|
|
# else
|
||
|
|
# define L2_DMEMORY (CPLB_COMMON | PAGE_SIZE_1MB)
|
||
|
|
# endif
|
||
|
|
#endif /* CONFIG_SMP */
|
||
|
|
|
||
|
|
#define SIZE_1K 0x00000400 /* 1K */
|
||
|
|
#define SIZE_4K 0x00001000 /* 4K */
|
||
|
|
#define SIZE_1M 0x00100000 /* 1M */
|
||
|
|
#define SIZE_4M 0x00400000 /* 4M */
|
||
|
|
#define SIZE_16K 0x00004000 /* 16K */
|
||
|
|
#define SIZE_64K 0x00010000 /* 64K */
|
||
|
|
#define SIZE_16M 0x01000000 /* 16M */
|
||
|
|
#define SIZE_64M 0x04000000 /* 64M */
|
||
|
|
|
||
|
|
#define MAX_CPLBS 16
|
||
|
|
|
||
|
|
#define CPLB_ENABLE_ICACHE_P 0
|
||
|
|
#define CPLB_ENABLE_DCACHE_P 1
|
||
|
|
#define CPLB_ENABLE_DCACHE2_P 2
|
||
|
|
#define CPLB_ENABLE_CPLBS_P 3 /* Deprecated! */
|
||
|
|
#define CPLB_ENABLE_ICPLBS_P 4
|
||
|
|
#define CPLB_ENABLE_DCPLBS_P 5
|
||
|
|
|
||
|
|
#define CPLB_ENABLE_ICACHE (1<<CPLB_ENABLE_ICACHE_P)
|
||
|
|
#define CPLB_ENABLE_DCACHE (1<<CPLB_ENABLE_DCACHE_P)
|
||
|
|
#define CPLB_ENABLE_DCACHE2 (1<<CPLB_ENABLE_DCACHE2_P)
|
||
|
|
#define CPLB_ENABLE_CPLBS (1<<CPLB_ENABLE_CPLBS_P)
|
||
|
|
#define CPLB_ENABLE_ICPLBS (1<<CPLB_ENABLE_ICPLBS_P)
|
||
|
|
#define CPLB_ENABLE_DCPLBS (1<<CPLB_ENABLE_DCPLBS_P)
|
||
|
|
#define CPLB_ENABLE_ANY_CPLBS CPLB_ENABLE_CPLBS | \
|
||
|
|
CPLB_ENABLE_ICPLBS | \
|
||
|
|
CPLB_ENABLE_DCPLBS
|
||
|
|
|
||
|
|
#define CPLB_RELOADED 0x0000
|
||
|
|
#define CPLB_NO_UNLOCKED 0x0001
|
||
|
|
#define CPLB_NO_ADDR_MATCH 0x0002
|
||
|
|
#define CPLB_PROT_VIOL 0x0003
|
||
|
|
#define CPLB_UNKNOWN_ERR 0x0004
|
||
|
|
|
||
|
|
#define CPLB_DEF_CACHE CPLB_L1_CHBL | CPLB_WT
|
||
|
|
#define CPLB_CACHE_ENABLED CPLB_L1_CHBL | CPLB_DIRTY
|
||
|
|
|
||
|
|
#define CPLB_I_PAGE_MGMT CPLB_LOCK | CPLB_VALID
|
||
|
|
#define CPLB_D_PAGE_MGMT CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID
|
||
|
|
#define CPLB_DNOCACHE CPLB_ALL_ACCESS | CPLB_VALID
|
||
|
|
#define CPLB_DDOCACHE CPLB_DNOCACHE | CPLB_DEF_CACHE
|
||
|
|
#define CPLB_INOCACHE CPLB_USER_RD | CPLB_VALID
|
||
|
|
#define CPLB_IDOCACHE CPLB_INOCACHE | CPLB_L1_CHBL
|
||
|
|
|
||
|
|
#define FAULT_RW (1 << 16)
|
||
|
|
#define FAULT_USERSUPV (1 << 17)
|
||
|
|
#define FAULT_CPLBBITS 0x0000ffff
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
|
||
|
|
static inline void _disable_cplb(u32 mmr, u32 mask)
|
||
|
|
{
|
||
|
|
u32 ctrl = bfin_read32(mmr) & ~mask;
|
||
|
|
/* CSYNC to ensure load store ordering */
|
||
|
|
__builtin_bfin_csync();
|
||
|
|
bfin_write32(mmr, ctrl);
|
||
|
|
__builtin_bfin_ssync();
|
||
|
|
}
|
||
|
|
static inline void disable_cplb(u32 mmr, u32 mask)
|
||
|
|
{
|
||
|
|
u32 ctrl = bfin_read32(mmr) & ~mask;
|
||
|
|
CSYNC();
|
||
|
|
bfin_write32(mmr, ctrl);
|
||
|
|
SSYNC();
|
||
|
|
}
|
||
|
|
#define _disable_dcplb() _disable_cplb(DMEM_CONTROL, ENDCPLB)
|
||
|
|
#define disable_dcplb() disable_cplb(DMEM_CONTROL, ENDCPLB)
|
||
|
|
#define _disable_icplb() _disable_cplb(IMEM_CONTROL, ENICPLB)
|
||
|
|
#define disable_icplb() disable_cplb(IMEM_CONTROL, ENICPLB)
|
||
|
|
|
||
|
|
static inline void _enable_cplb(u32 mmr, u32 mask)
|
||
|
|
{
|
||
|
|
u32 ctrl = bfin_read32(mmr) | mask;
|
||
|
|
/* CSYNC to ensure load store ordering */
|
||
|
|
__builtin_bfin_csync();
|
||
|
|
bfin_write32(mmr, ctrl);
|
||
|
|
__builtin_bfin_ssync();
|
||
|
|
}
|
||
|
|
static inline void enable_cplb(u32 mmr, u32 mask)
|
||
|
|
{
|
||
|
|
u32 ctrl = bfin_read32(mmr) | mask;
|
||
|
|
CSYNC();
|
||
|
|
bfin_write32(mmr, ctrl);
|
||
|
|
SSYNC();
|
||
|
|
}
|
||
|
|
#define _enable_dcplb() _enable_cplb(DMEM_CONTROL, ENDCPLB)
|
||
|
|
#define enable_dcplb() enable_cplb(DMEM_CONTROL, ENDCPLB)
|
||
|
|
#define _enable_icplb() _enable_cplb(IMEM_CONTROL, ENICPLB)
|
||
|
|
#define enable_icplb() enable_cplb(IMEM_CONTROL, ENICPLB)
|
||
|
|
|
||
|
|
#endif /* __ASSEMBLY__ */
|
||
|
|
|
||
|
|
#endif /* _CPLB_H */
|