tegrakernel/kernel/kernel-4.9/arch/blackfin/include/uapi/asm/cachectl.h

21 lines
493 B
C
Raw Normal View History

2022-02-16 09:13:02 -06:00
/*
* based on the mips/cachectl.h
*
* Copyright 2010 Analog Devices Inc.
* Copyright (C) 1994, 1995, 1996 by Ralf Baechle
*
* Licensed under the GPL-2 or later.
*/
#ifndef _UAPI_ASM_CACHECTL
#define _UAPI_ASM_CACHECTL
/*
* Options for cacheflush system call
*/
#define ICACHE (1<<0) /* flush instruction cache */
#define DCACHE (1<<1) /* writeback and flush data cache */
#define BCACHE (ICACHE|DCACHE) /* flush both caches */
#endif /* _UAPI_ASM_CACHECTL */