327 lines
9.5 KiB
C
327 lines
9.5 KiB
C
|
#ifndef _ASM_IA64_ATOMIC_H
|
||
|
|
#define _ASM_IA64_ATOMIC_H
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Atomic operations that C can't guarantee us. Useful for
|
||
|
|
* resource counting etc..
|
||
|
|
*
|
||
|
|
* NOTE: don't mess with the types below! The "unsigned long" and
|
||
|
|
* "int" types were carefully placed so as to ensure proper operation
|
||
|
|
* of the macros.
|
||
|
|
*
|
||
|
|
* Copyright (C) 1998, 1999, 2002-2003 Hewlett-Packard Co
|
||
|
|
* David Mosberger-Tang <davidm@hpl.hp.com>
|
||
|
|
*/
|
||
|
|
#include <linux/types.h>
|
||
|
|
|
||
|
|
#include <asm/intrinsics.h>
|
||
|
|
#include <asm/barrier.h>
|
||
|
|
|
||
|
|
|
||
|
|
#define ATOMIC_INIT(i) { (i) }
|
||
|
|
#define ATOMIC64_INIT(i) { (i) }
|
||
|
|
|
||
|
|
#define atomic_read(v) READ_ONCE((v)->counter)
|
||
|
|
#define atomic64_read(v) READ_ONCE((v)->counter)
|
||
|
|
|
||
|
|
#define atomic_set(v,i) WRITE_ONCE(((v)->counter), (i))
|
||
|
|
#define atomic64_set(v,i) WRITE_ONCE(((v)->counter), (i))
|
||
|
|
|
||
|
|
#define ATOMIC_OP(op, c_op) \
|
||
|
|
static __inline__ int \
|
||
|
|
ia64_atomic_##op (int i, atomic_t *v) \
|
||
|
|
{ \
|
||
|
|
__s32 old, new; \
|
||
|
|
CMPXCHG_BUGCHECK_DECL \
|
||
|
|
\
|
||
|
|
do { \
|
||
|
|
CMPXCHG_BUGCHECK(v); \
|
||
|
|
old = atomic_read(v); \
|
||
|
|
new = old c_op i; \
|
||
|
|
} while (ia64_cmpxchg(acq, v, old, new, sizeof(atomic_t)) != old); \
|
||
|
|
return new; \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define ATOMIC_FETCH_OP(op, c_op) \
|
||
|
|
static __inline__ int \
|
||
|
|
ia64_atomic_fetch_##op (int i, atomic_t *v) \
|
||
|
|
{ \
|
||
|
|
__s32 old, new; \
|
||
|
|
CMPXCHG_BUGCHECK_DECL \
|
||
|
|
\
|
||
|
|
do { \
|
||
|
|
CMPXCHG_BUGCHECK(v); \
|
||
|
|
old = atomic_read(v); \
|
||
|
|
new = old c_op i; \
|
||
|
|
} while (ia64_cmpxchg(acq, v, old, new, sizeof(atomic_t)) != old); \
|
||
|
|
return old; \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define ATOMIC_OPS(op, c_op) \
|
||
|
|
ATOMIC_OP(op, c_op) \
|
||
|
|
ATOMIC_FETCH_OP(op, c_op)
|
||
|
|
|
||
|
|
ATOMIC_OPS(add, +)
|
||
|
|
ATOMIC_OPS(sub, -)
|
||
|
|
|
||
|
|
#define atomic_add_return(i,v) \
|
||
|
|
({ \
|
||
|
|
int __ia64_aar_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_aar_i == 1) || (__ia64_aar_i == 4) \
|
||
|
|
|| (__ia64_aar_i == 8) || (__ia64_aar_i == 16) \
|
||
|
|
|| (__ia64_aar_i == -1) || (__ia64_aar_i == -4) \
|
||
|
|
|| (__ia64_aar_i == -8) || (__ia64_aar_i == -16))) \
|
||
|
|
? ia64_fetch_and_add(__ia64_aar_i, &(v)->counter) \
|
||
|
|
: ia64_atomic_add(__ia64_aar_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
#define atomic_sub_return(i,v) \
|
||
|
|
({ \
|
||
|
|
int __ia64_asr_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_asr_i == 1) || (__ia64_asr_i == 4) \
|
||
|
|
|| (__ia64_asr_i == 8) || (__ia64_asr_i == 16) \
|
||
|
|
|| (__ia64_asr_i == -1) || (__ia64_asr_i == -4) \
|
||
|
|
|| (__ia64_asr_i == -8) || (__ia64_asr_i == -16))) \
|
||
|
|
? ia64_fetch_and_add(-__ia64_asr_i, &(v)->counter) \
|
||
|
|
: ia64_atomic_sub(__ia64_asr_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
#define atomic_fetch_add(i,v) \
|
||
|
|
({ \
|
||
|
|
int __ia64_aar_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_aar_i == 1) || (__ia64_aar_i == 4) \
|
||
|
|
|| (__ia64_aar_i == 8) || (__ia64_aar_i == 16) \
|
||
|
|
|| (__ia64_aar_i == -1) || (__ia64_aar_i == -4) \
|
||
|
|
|| (__ia64_aar_i == -8) || (__ia64_aar_i == -16))) \
|
||
|
|
? ia64_fetchadd(__ia64_aar_i, &(v)->counter, acq) \
|
||
|
|
: ia64_atomic_fetch_add(__ia64_aar_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
#define atomic_fetch_sub(i,v) \
|
||
|
|
({ \
|
||
|
|
int __ia64_asr_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_asr_i == 1) || (__ia64_asr_i == 4) \
|
||
|
|
|| (__ia64_asr_i == 8) || (__ia64_asr_i == 16) \
|
||
|
|
|| (__ia64_asr_i == -1) || (__ia64_asr_i == -4) \
|
||
|
|
|| (__ia64_asr_i == -8) || (__ia64_asr_i == -16))) \
|
||
|
|
? ia64_fetchadd(-__ia64_asr_i, &(v)->counter, acq) \
|
||
|
|
: ia64_atomic_fetch_sub(__ia64_asr_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
ATOMIC_FETCH_OP(and, &)
|
||
|
|
ATOMIC_FETCH_OP(or, |)
|
||
|
|
ATOMIC_FETCH_OP(xor, ^)
|
||
|
|
|
||
|
|
#define atomic_and(i,v) (void)ia64_atomic_fetch_and(i,v)
|
||
|
|
#define atomic_or(i,v) (void)ia64_atomic_fetch_or(i,v)
|
||
|
|
#define atomic_xor(i,v) (void)ia64_atomic_fetch_xor(i,v)
|
||
|
|
|
||
|
|
#define atomic_fetch_and(i,v) ia64_atomic_fetch_and(i,v)
|
||
|
|
#define atomic_fetch_or(i,v) ia64_atomic_fetch_or(i,v)
|
||
|
|
#define atomic_fetch_xor(i,v) ia64_atomic_fetch_xor(i,v)
|
||
|
|
|
||
|
|
#undef ATOMIC_OPS
|
||
|
|
#undef ATOMIC_FETCH_OP
|
||
|
|
#undef ATOMIC_OP
|
||
|
|
|
||
|
|
#define ATOMIC64_OP(op, c_op) \
|
||
|
|
static __inline__ long \
|
||
|
|
ia64_atomic64_##op (__s64 i, atomic64_t *v) \
|
||
|
|
{ \
|
||
|
|
__s64 old, new; \
|
||
|
|
CMPXCHG_BUGCHECK_DECL \
|
||
|
|
\
|
||
|
|
do { \
|
||
|
|
CMPXCHG_BUGCHECK(v); \
|
||
|
|
old = atomic64_read(v); \
|
||
|
|
new = old c_op i; \
|
||
|
|
} while (ia64_cmpxchg(acq, v, old, new, sizeof(atomic64_t)) != old); \
|
||
|
|
return new; \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define ATOMIC64_FETCH_OP(op, c_op) \
|
||
|
|
static __inline__ long \
|
||
|
|
ia64_atomic64_fetch_##op (__s64 i, atomic64_t *v) \
|
||
|
|
{ \
|
||
|
|
__s64 old, new; \
|
||
|
|
CMPXCHG_BUGCHECK_DECL \
|
||
|
|
\
|
||
|
|
do { \
|
||
|
|
CMPXCHG_BUGCHECK(v); \
|
||
|
|
old = atomic64_read(v); \
|
||
|
|
new = old c_op i; \
|
||
|
|
} while (ia64_cmpxchg(acq, v, old, new, sizeof(atomic64_t)) != old); \
|
||
|
|
return old; \
|
||
|
|
}
|
||
|
|
|
||
|
|
#define ATOMIC64_OPS(op, c_op) \
|
||
|
|
ATOMIC64_OP(op, c_op) \
|
||
|
|
ATOMIC64_FETCH_OP(op, c_op)
|
||
|
|
|
||
|
|
ATOMIC64_OPS(add, +)
|
||
|
|
ATOMIC64_OPS(sub, -)
|
||
|
|
|
||
|
|
#define atomic64_add_return(i,v) \
|
||
|
|
({ \
|
||
|
|
long __ia64_aar_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_aar_i == 1) || (__ia64_aar_i == 4) \
|
||
|
|
|| (__ia64_aar_i == 8) || (__ia64_aar_i == 16) \
|
||
|
|
|| (__ia64_aar_i == -1) || (__ia64_aar_i == -4) \
|
||
|
|
|| (__ia64_aar_i == -8) || (__ia64_aar_i == -16))) \
|
||
|
|
? ia64_fetch_and_add(__ia64_aar_i, &(v)->counter) \
|
||
|
|
: ia64_atomic64_add(__ia64_aar_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
#define atomic64_sub_return(i,v) \
|
||
|
|
({ \
|
||
|
|
long __ia64_asr_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_asr_i == 1) || (__ia64_asr_i == 4) \
|
||
|
|
|| (__ia64_asr_i == 8) || (__ia64_asr_i == 16) \
|
||
|
|
|| (__ia64_asr_i == -1) || (__ia64_asr_i == -4) \
|
||
|
|
|| (__ia64_asr_i == -8) || (__ia64_asr_i == -16))) \
|
||
|
|
? ia64_fetch_and_add(-__ia64_asr_i, &(v)->counter) \
|
||
|
|
: ia64_atomic64_sub(__ia64_asr_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
#define atomic64_fetch_add(i,v) \
|
||
|
|
({ \
|
||
|
|
long __ia64_aar_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_aar_i == 1) || (__ia64_aar_i == 4) \
|
||
|
|
|| (__ia64_aar_i == 8) || (__ia64_aar_i == 16) \
|
||
|
|
|| (__ia64_aar_i == -1) || (__ia64_aar_i == -4) \
|
||
|
|
|| (__ia64_aar_i == -8) || (__ia64_aar_i == -16))) \
|
||
|
|
? ia64_fetchadd(__ia64_aar_i, &(v)->counter, acq) \
|
||
|
|
: ia64_atomic64_fetch_add(__ia64_aar_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
#define atomic64_fetch_sub(i,v) \
|
||
|
|
({ \
|
||
|
|
long __ia64_asr_i = (i); \
|
||
|
|
(__builtin_constant_p(i) \
|
||
|
|
&& ( (__ia64_asr_i == 1) || (__ia64_asr_i == 4) \
|
||
|
|
|| (__ia64_asr_i == 8) || (__ia64_asr_i == 16) \
|
||
|
|
|| (__ia64_asr_i == -1) || (__ia64_asr_i == -4) \
|
||
|
|
|| (__ia64_asr_i == -8) || (__ia64_asr_i == -16))) \
|
||
|
|
? ia64_fetchadd(-__ia64_asr_i, &(v)->counter, acq) \
|
||
|
|
: ia64_atomic64_fetch_sub(__ia64_asr_i, v); \
|
||
|
|
})
|
||
|
|
|
||
|
|
ATOMIC64_FETCH_OP(and, &)
|
||
|
|
ATOMIC64_FETCH_OP(or, |)
|
||
|
|
ATOMIC64_FETCH_OP(xor, ^)
|
||
|
|
|
||
|
|
#define atomic64_and(i,v) (void)ia64_atomic64_fetch_and(i,v)
|
||
|
|
#define atomic64_or(i,v) (void)ia64_atomic64_fetch_or(i,v)
|
||
|
|
#define atomic64_xor(i,v) (void)ia64_atomic64_fetch_xor(i,v)
|
||
|
|
|
||
|
|
#define atomic64_fetch_and(i,v) ia64_atomic64_fetch_and(i,v)
|
||
|
|
#define atomic64_fetch_or(i,v) ia64_atomic64_fetch_or(i,v)
|
||
|
|
#define atomic64_fetch_xor(i,v) ia64_atomic64_fetch_xor(i,v)
|
||
|
|
|
||
|
|
#undef ATOMIC64_OPS
|
||
|
|
#undef ATOMIC64_FETCH_OP
|
||
|
|
#undef ATOMIC64_OP
|
||
|
|
|
||
|
|
#define atomic_cmpxchg(v, old, new) (cmpxchg(&((v)->counter), old, new))
|
||
|
|
#define atomic_xchg(v, new) (xchg(&((v)->counter), new))
|
||
|
|
|
||
|
|
#define atomic64_cmpxchg(v, old, new) \
|
||
|
|
(cmpxchg(&((v)->counter), old, new))
|
||
|
|
#define atomic64_xchg(v, new) (xchg(&((v)->counter), new))
|
||
|
|
|
||
|
|
static __inline__ int __atomic_add_unless(atomic_t *v, int a, int u)
|
||
|
|
{
|
||
|
|
int c, old;
|
||
|
|
c = atomic_read(v);
|
||
|
|
for (;;) {
|
||
|
|
if (unlikely(c == (u)))
|
||
|
|
break;
|
||
|
|
old = atomic_cmpxchg((v), c, c + (a));
|
||
|
|
if (likely(old == c))
|
||
|
|
break;
|
||
|
|
c = old;
|
||
|
|
}
|
||
|
|
return c;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
static __inline__ long atomic64_add_unless(atomic64_t *v, long a, long u)
|
||
|
|
{
|
||
|
|
long c, old;
|
||
|
|
c = atomic64_read(v);
|
||
|
|
for (;;) {
|
||
|
|
if (unlikely(c == (u)))
|
||
|
|
break;
|
||
|
|
old = atomic64_cmpxchg((v), c, c + (a));
|
||
|
|
if (likely(old == c))
|
||
|
|
break;
|
||
|
|
c = old;
|
||
|
|
}
|
||
|
|
return c != (u);
|
||
|
|
}
|
||
|
|
|
||
|
|
#define atomic64_inc_not_zero(v) atomic64_add_unless((v), 1, 0)
|
||
|
|
|
||
|
|
static __inline__ long atomic64_dec_if_positive(atomic64_t *v)
|
||
|
|
{
|
||
|
|
long c, old, dec;
|
||
|
|
c = atomic64_read(v);
|
||
|
|
for (;;) {
|
||
|
|
dec = c - 1;
|
||
|
|
if (unlikely(dec < 0))
|
||
|
|
break;
|
||
|
|
old = atomic64_cmpxchg((v), c, dec);
|
||
|
|
if (likely(old == c))
|
||
|
|
break;
|
||
|
|
c = old;
|
||
|
|
}
|
||
|
|
return dec;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Atomically add I to V and return TRUE if the resulting value is
|
||
|
|
* negative.
|
||
|
|
*/
|
||
|
|
static __inline__ int
|
||
|
|
atomic_add_negative (int i, atomic_t *v)
|
||
|
|
{
|
||
|
|
return atomic_add_return(i, v) < 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static __inline__ long
|
||
|
|
atomic64_add_negative (__s64 i, atomic64_t *v)
|
||
|
|
{
|
||
|
|
return atomic64_add_return(i, v) < 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
#define atomic_dec_return(v) atomic_sub_return(1, (v))
|
||
|
|
#define atomic_inc_return(v) atomic_add_return(1, (v))
|
||
|
|
#define atomic64_dec_return(v) atomic64_sub_return(1, (v))
|
||
|
|
#define atomic64_inc_return(v) atomic64_add_return(1, (v))
|
||
|
|
|
||
|
|
#define atomic_sub_and_test(i,v) (atomic_sub_return((i), (v)) == 0)
|
||
|
|
#define atomic_dec_and_test(v) (atomic_sub_return(1, (v)) == 0)
|
||
|
|
#define atomic_inc_and_test(v) (atomic_add_return(1, (v)) == 0)
|
||
|
|
#define atomic64_sub_and_test(i,v) (atomic64_sub_return((i), (v)) == 0)
|
||
|
|
#define atomic64_dec_and_test(v) (atomic64_sub_return(1, (v)) == 0)
|
||
|
|
#define atomic64_inc_and_test(v) (atomic64_add_return(1, (v)) == 0)
|
||
|
|
|
||
|
|
#define atomic_add(i,v) (void)atomic_add_return((i), (v))
|
||
|
|
#define atomic_sub(i,v) (void)atomic_sub_return((i), (v))
|
||
|
|
#define atomic_inc(v) atomic_add(1, (v))
|
||
|
|
#define atomic_dec(v) atomic_sub(1, (v))
|
||
|
|
|
||
|
|
#define atomic64_add(i,v) (void)atomic64_add_return((i), (v))
|
||
|
|
#define atomic64_sub(i,v) (void)atomic64_sub_return((i), (v))
|
||
|
|
#define atomic64_inc(v) atomic64_add(1, (v))
|
||
|
|
#define atomic64_dec(v) atomic64_sub(1, (v))
|
||
|
|
|
||
|
|
#endif /* _ASM_IA64_ATOMIC_H */
|