66 lines
2.0 KiB
C
66 lines
2.0 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
|
||
|
|
* JZ4740 IRQ definitions
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of the GNU General Public License as published by the
|
||
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
||
|
|
* option) any later version.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License along
|
||
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_MACH_JZ4740_IRQ_H__
|
||
|
|
#define __ASM_MACH_JZ4740_IRQ_H__
|
||
|
|
|
||
|
|
#define MIPS_CPU_IRQ_BASE 0
|
||
|
|
#define JZ4740_IRQ_BASE 8
|
||
|
|
|
||
|
|
#ifdef CONFIG_MACH_JZ4740
|
||
|
|
# define NR_INTC_IRQS 32
|
||
|
|
#else
|
||
|
|
# define NR_INTC_IRQS 64
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* 1st-level interrupts */
|
||
|
|
#define JZ4740_IRQ(x) (JZ4740_IRQ_BASE + (x))
|
||
|
|
#define JZ4740_IRQ_I2C JZ4740_IRQ(1)
|
||
|
|
#define JZ4740_IRQ_UHC JZ4740_IRQ(3)
|
||
|
|
#define JZ4740_IRQ_UART1 JZ4740_IRQ(8)
|
||
|
|
#define JZ4740_IRQ_UART0 JZ4740_IRQ(9)
|
||
|
|
#define JZ4740_IRQ_SADC JZ4740_IRQ(12)
|
||
|
|
#define JZ4740_IRQ_MSC JZ4740_IRQ(14)
|
||
|
|
#define JZ4740_IRQ_RTC JZ4740_IRQ(15)
|
||
|
|
#define JZ4740_IRQ_SSI JZ4740_IRQ(16)
|
||
|
|
#define JZ4740_IRQ_CIM JZ4740_IRQ(17)
|
||
|
|
#define JZ4740_IRQ_AIC JZ4740_IRQ(18)
|
||
|
|
#define JZ4740_IRQ_ETH JZ4740_IRQ(19)
|
||
|
|
#define JZ4740_IRQ_DMAC JZ4740_IRQ(20)
|
||
|
|
#define JZ4740_IRQ_TCU2 JZ4740_IRQ(21)
|
||
|
|
#define JZ4740_IRQ_TCU1 JZ4740_IRQ(22)
|
||
|
|
#define JZ4740_IRQ_TCU0 JZ4740_IRQ(23)
|
||
|
|
#define JZ4740_IRQ_UDC JZ4740_IRQ(24)
|
||
|
|
#define JZ4740_IRQ_GPIO3 JZ4740_IRQ(25)
|
||
|
|
#define JZ4740_IRQ_GPIO2 JZ4740_IRQ(26)
|
||
|
|
#define JZ4740_IRQ_GPIO1 JZ4740_IRQ(27)
|
||
|
|
#define JZ4740_IRQ_GPIO0 JZ4740_IRQ(28)
|
||
|
|
#define JZ4740_IRQ_IPU JZ4740_IRQ(29)
|
||
|
|
#define JZ4740_IRQ_LCD JZ4740_IRQ(30)
|
||
|
|
|
||
|
|
#define JZ4780_IRQ_TCU2 JZ4740_IRQ(25)
|
||
|
|
|
||
|
|
/* 2nd-level interrupts */
|
||
|
|
#define JZ4740_IRQ_DMA(x) (JZ4740_IRQ(NR_INTC_IRQS) + (x))
|
||
|
|
|
||
|
|
#define JZ4740_IRQ_INTC_GPIO(x) (JZ4740_IRQ_GPIO0 - (x))
|
||
|
|
#define JZ4740_IRQ_GPIO(x) (JZ4740_IRQ(NR_INTC_IRQS + 16) + (x))
|
||
|
|
|
||
|
|
#define JZ4740_IRQ_ADC_BASE JZ4740_IRQ(NR_INTC_IRQS + 144)
|
||
|
|
|
||
|
|
#define NR_IRQS (JZ4740_IRQ_ADC_BASE + 6)
|
||
|
|
|
||
|
|
#endif
|