73 lines
1.7 KiB
C
73 lines
1.7 KiB
C
|
/*
|
||
|
|
* Copyright 2016 Chen-Yu Tsai
|
||
|
|
*
|
||
|
|
* Chen-Yu Tsai <wens@csie.org>
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _CCU_SUN6I_A31_H_
|
||
|
|
#define _CCU_SUN6I_A31_H_
|
||
|
|
|
||
|
|
#include <dt-bindings/clock/sun6i-a31-ccu.h>
|
||
|
|
#include <dt-bindings/reset/sun6i-a31-ccu.h>
|
||
|
|
|
||
|
|
#define CLK_PLL_CPU 0
|
||
|
|
#define CLK_PLL_AUDIO_BASE 1
|
||
|
|
#define CLK_PLL_AUDIO 2
|
||
|
|
#define CLK_PLL_AUDIO_2X 3
|
||
|
|
#define CLK_PLL_AUDIO_4X 4
|
||
|
|
#define CLK_PLL_AUDIO_8X 5
|
||
|
|
#define CLK_PLL_VIDEO0 6
|
||
|
|
#define CLK_PLL_VIDEO0_2X 7
|
||
|
|
#define CLK_PLL_VE 8
|
||
|
|
#define CLK_PLL_DDR 9
|
||
|
|
|
||
|
|
/* The PLL_PERIPH clock is exported */
|
||
|
|
|
||
|
|
#define CLK_PLL_PERIPH_2X 11
|
||
|
|
#define CLK_PLL_VIDEO1 12
|
||
|
|
#define CLK_PLL_VIDEO1_2X 13
|
||
|
|
#define CLK_PLL_GPU 14
|
||
|
|
#define CLK_PLL_MIPI 15
|
||
|
|
#define CLK_PLL9 16
|
||
|
|
#define CLK_PLL10 17
|
||
|
|
|
||
|
|
/* The CPUX clock is exported */
|
||
|
|
|
||
|
|
#define CLK_AXI 19
|
||
|
|
#define CLK_AHB1 20
|
||
|
|
#define CLK_APB1 21
|
||
|
|
#define CLK_APB2 22
|
||
|
|
|
||
|
|
/* All the bus gates are exported */
|
||
|
|
|
||
|
|
/* The first bunch of module clocks are exported */
|
||
|
|
|
||
|
|
/* EMAC clock is not implemented */
|
||
|
|
|
||
|
|
#define CLK_MDFS 107
|
||
|
|
#define CLK_SDRAM0 108
|
||
|
|
#define CLK_SDRAM1 109
|
||
|
|
|
||
|
|
/* All the DRAM gates are exported */
|
||
|
|
|
||
|
|
/* Some more module clocks are exported */
|
||
|
|
|
||
|
|
#define CLK_MBUS0 141
|
||
|
|
#define CLK_MBUS1 142
|
||
|
|
|
||
|
|
/* Some more module clocks and external clock outputs are exported */
|
||
|
|
|
||
|
|
#define CLK_NUMBER (CLK_OUT_C + 1)
|
||
|
|
|
||
|
|
#endif /* _CCU_SUN6I_A31_H_ */
|