152 lines
6.0 KiB
C
152 lines
6.0 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2016 Socionext Inc.
|
||
|
|
* Author: Masahiro Yamada <yamada.masahiro@socionext.com>
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/stddef.h>
|
||
|
|
|
||
|
|
#include "clk-uniphier.h"
|
||
|
|
|
||
|
|
#define UNIPHIER_SLD3_SYS_CLK_SD \
|
||
|
|
UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 8), \
|
||
|
|
UNIPHIER_CLK_FACTOR("sd-133m", -1, "vpll27a", 1, 2)
|
||
|
|
|
||
|
|
#define UNIPHIER_PRO5_SYS_CLK_SD \
|
||
|
|
UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 12), \
|
||
|
|
UNIPHIER_CLK_FACTOR("sd-133m", -1, "spll", 1, 18)
|
||
|
|
|
||
|
|
#define UNIPHIER_LD20_SYS_CLK_SD \
|
||
|
|
UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 10), \
|
||
|
|
UNIPHIER_CLK_FACTOR("sd-133m", -1, "spll", 1, 15)
|
||
|
|
|
||
|
|
#define UNIPHIER_SLD3_SYS_CLK_STDMAC(idx) \
|
||
|
|
UNIPHIER_CLK_GATE("stdmac", (idx), NULL, 0x2104, 10)
|
||
|
|
|
||
|
|
#define UNIPHIER_LD11_SYS_CLK_STDMAC(idx) \
|
||
|
|
UNIPHIER_CLK_GATE("stdmac", (idx), NULL, 0x210c, 8)
|
||
|
|
|
||
|
|
#define UNIPHIER_PRO4_SYS_CLK_GIO(idx) \
|
||
|
|
UNIPHIER_CLK_GATE("gio", (idx), NULL, 0x2104, 6)
|
||
|
|
|
||
|
|
#define UNIPHIER_PRO4_SYS_CLK_USB3(idx, ch) \
|
||
|
|
UNIPHIER_CLK_GATE("usb3" #ch, (idx), NULL, 0x2104, 16 + (ch))
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_sld3_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 65, 1), /* 1597.44 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("upll", -1, "ref", 6000, 512), /* 288 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("a2pll", -1, "ref", 24, 1), /* 589.824 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 5625, 512), /* 270 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "a2pll", 1, 16),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 16),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_SD,
|
||
|
|
UNIPHIER_CLK_FACTOR("usb2", -1, "upll", 1, 12),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_STDMAC(8),
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_ld4_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 65, 1), /* 1597.44 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("upll", -1, "ref", 6000, 512), /* 288 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("a2pll", -1, "ref", 24, 1), /* 589.824 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 5625, 512), /* 270 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "a2pll", 1, 16),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 16),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_SD,
|
||
|
|
UNIPHIER_CLK_FACTOR("usb2", -1, "upll", 1, 12),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_STDMAC(8), /* Ether, HSC, MIO */
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_pro4_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 64, 1), /* 1600 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("upll", -1, "ref", 288, 25), /* 288 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("a2pll", -1, "upll", 256, 125), /* 589.824 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 270, 25), /* 270 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "a2pll", 1, 8),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 32),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_SD,
|
||
|
|
UNIPHIER_CLK_FACTOR("usb2", -1, "upll", 1, 12),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_STDMAC(8), /* HSC, MIO, RLE */
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_GIO(12), /* Ether, SATA, USB3 */
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_USB3(14, 0),
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_USB3(15, 1),
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_sld8_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 64, 1), /* 1600 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("upll", -1, "ref", 288, 25), /* 288 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 270, 25), /* 270 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "spll", 1, 20),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 16),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_SD,
|
||
|
|
UNIPHIER_CLK_FACTOR("usb2", -1, "upll", 1, 12),
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_STDMAC(8), /* Ether, HSC, MIO */
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_pro5_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 120, 1), /* 2400 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("dapll1", -1, "ref", 128, 1), /* 2560 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("dapll2", -1, "dapll1", 144, 125), /* 2949.12 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "dapll2", 1, 40),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 48),
|
||
|
|
UNIPHIER_PRO5_SYS_CLK_SD,
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_STDMAC(8), /* HSC */
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_GIO(12), /* PCIe, USB3 */
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_USB3(14, 0),
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_USB3(15, 1),
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_pxs2_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 96, 1), /* 2400 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "spll", 1, 27),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 48),
|
||
|
|
UNIPHIER_PRO5_SYS_CLK_SD,
|
||
|
|
UNIPHIER_SLD3_SYS_CLK_STDMAC(8), /* HSC, RLE */
|
||
|
|
/* GIO is always clock-enabled: no function for 0x2104 bit6 */
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_USB3(14, 0),
|
||
|
|
UNIPHIER_PRO4_SYS_CLK_USB3(15, 1),
|
||
|
|
/* The document mentions 0x2104 bit 18, but not functional */
|
||
|
|
UNIPHIER_CLK_GATE("usb30-phy", 16, NULL, 0x2104, 19),
|
||
|
|
UNIPHIER_CLK_GATE("usb31-phy", 20, NULL, 0x2104, 20),
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_ld11_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 80, 1), /* 2000 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "spll", 1, 34),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 40),
|
||
|
|
UNIPHIER_LD11_SYS_CLK_STDMAC(8), /* HSC, MIO */
|
||
|
|
UNIPHIER_CLK_FACTOR("usb2", -1, "ref", 24, 25),
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct uniphier_clk_data uniphier_ld20_sys_clk_data[] = {
|
||
|
|
UNIPHIER_CLK_FACTOR("spll", -1, "ref", 80, 1), /* 2000 MHz */
|
||
|
|
UNIPHIER_CLK_FACTOR("uart", 0, "spll", 1, 34),
|
||
|
|
UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 40),
|
||
|
|
UNIPHIER_LD20_SYS_CLK_SD,
|
||
|
|
UNIPHIER_LD11_SYS_CLK_STDMAC(8), /* HSC */
|
||
|
|
/* GIO is always clock-enabled: no function for 0x210c bit5 */
|
||
|
|
/*
|
||
|
|
* clock for USB Link is enabled by the logic "OR" of bit 14 and bit 15.
|
||
|
|
* We do not use bit 15 here.
|
||
|
|
*/
|
||
|
|
UNIPHIER_CLK_GATE("usb30", 14, NULL, 0x210c, 14),
|
||
|
|
UNIPHIER_CLK_GATE("usb30-phy0", 16, NULL, 0x210c, 12),
|
||
|
|
UNIPHIER_CLK_GATE("usb30-phy1", 17, NULL, 0x210c, 13),
|
||
|
|
{ /* sentinel */ }
|
||
|
|
};
|