260 lines
8.5 KiB
C
260 lines
8.5 KiB
C
|
/*****************************************************************************
|
||
|
|
* *
|
||
|
|
* File: mv88x201x.c *
|
||
|
|
* $Revision: 1.12 $ *
|
||
|
|
* $Date: 2005/04/15 19:27:14 $ *
|
||
|
|
* Description: *
|
||
|
|
* Marvell PHY (mv88x201x) functionality. *
|
||
|
|
* part of the Chelsio 10Gb Ethernet Driver. *
|
||
|
|
* *
|
||
|
|
* This program is free software; you can redistribute it and/or modify *
|
||
|
|
* it under the terms of the GNU General Public License, version 2, as *
|
||
|
|
* published by the Free Software Foundation. *
|
||
|
|
* *
|
||
|
|
* You should have received a copy of the GNU General Public License along *
|
||
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>. *
|
||
|
|
* *
|
||
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED *
|
||
|
|
* WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF *
|
||
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. *
|
||
|
|
* *
|
||
|
|
* http://www.chelsio.com *
|
||
|
|
* *
|
||
|
|
* Copyright (c) 2003 - 2005 Chelsio Communications, Inc. *
|
||
|
|
* All rights reserved. *
|
||
|
|
* *
|
||
|
|
* Maintainers: maintainers@chelsio.com *
|
||
|
|
* *
|
||
|
|
* Authors: Dimitrios Michailidis <dm@chelsio.com> *
|
||
|
|
* Tina Yang <tainay@chelsio.com> *
|
||
|
|
* Felix Marti <felix@chelsio.com> *
|
||
|
|
* Scott Bardone <sbardone@chelsio.com> *
|
||
|
|
* Kurt Ottaway <kottaway@chelsio.com> *
|
||
|
|
* Frank DiMambro <frank@chelsio.com> *
|
||
|
|
* *
|
||
|
|
* History: *
|
||
|
|
* *
|
||
|
|
****************************************************************************/
|
||
|
|
|
||
|
|
#include "cphy.h"
|
||
|
|
#include "elmer0.h"
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The 88x2010 Rev C. requires some link status registers * to be read
|
||
|
|
* twice in order to get the right values. Future * revisions will fix
|
||
|
|
* this problem and then this macro * can disappear.
|
||
|
|
*/
|
||
|
|
#define MV88x2010_LINK_STATUS_BUGS 1
|
||
|
|
|
||
|
|
static int led_init(struct cphy *cphy)
|
||
|
|
{
|
||
|
|
/* Setup the LED registers so we can turn on/off.
|
||
|
|
* Writing these bits maps control to another
|
||
|
|
* register. mmd(0x1) addr(0x7)
|
||
|
|
*/
|
||
|
|
cphy_mdio_write(cphy, MDIO_MMD_PCS, 0x8304, 0xdddd);
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int led_link(struct cphy *cphy, u32 do_enable)
|
||
|
|
{
|
||
|
|
u32 led = 0;
|
||
|
|
#define LINK_ENABLE_BIT 0x1
|
||
|
|
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_CTRL2, &led);
|
||
|
|
|
||
|
|
if (do_enable & LINK_ENABLE_BIT) {
|
||
|
|
led |= LINK_ENABLE_BIT;
|
||
|
|
cphy_mdio_write(cphy, MDIO_MMD_PMAPMD, MDIO_CTRL2, led);
|
||
|
|
} else {
|
||
|
|
led &= ~LINK_ENABLE_BIT;
|
||
|
|
cphy_mdio_write(cphy, MDIO_MMD_PMAPMD, MDIO_CTRL2, led);
|
||
|
|
}
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Port Reset */
|
||
|
|
static int mv88x201x_reset(struct cphy *cphy, int wait)
|
||
|
|
{
|
||
|
|
/* This can be done through registers. It is not required since
|
||
|
|
* a full chip reset is used.
|
||
|
|
*/
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int mv88x201x_interrupt_enable(struct cphy *cphy)
|
||
|
|
{
|
||
|
|
/* Enable PHY LASI interrupts. */
|
||
|
|
cphy_mdio_write(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_CTRL,
|
||
|
|
MDIO_PMA_LASI_LSALARM);
|
||
|
|
|
||
|
|
/* Enable Marvell interrupts through Elmer0. */
|
||
|
|
if (t1_is_asic(cphy->adapter)) {
|
||
|
|
u32 elmer;
|
||
|
|
|
||
|
|
t1_tpi_read(cphy->adapter, A_ELMER0_INT_ENABLE, &elmer);
|
||
|
|
elmer |= ELMER0_GP_BIT6;
|
||
|
|
t1_tpi_write(cphy->adapter, A_ELMER0_INT_ENABLE, elmer);
|
||
|
|
}
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int mv88x201x_interrupt_disable(struct cphy *cphy)
|
||
|
|
{
|
||
|
|
/* Disable PHY LASI interrupts. */
|
||
|
|
cphy_mdio_write(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_CTRL, 0x0);
|
||
|
|
|
||
|
|
/* Disable Marvell interrupts through Elmer0. */
|
||
|
|
if (t1_is_asic(cphy->adapter)) {
|
||
|
|
u32 elmer;
|
||
|
|
|
||
|
|
t1_tpi_read(cphy->adapter, A_ELMER0_INT_ENABLE, &elmer);
|
||
|
|
elmer &= ~ELMER0_GP_BIT6;
|
||
|
|
t1_tpi_write(cphy->adapter, A_ELMER0_INT_ENABLE, elmer);
|
||
|
|
}
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int mv88x201x_interrupt_clear(struct cphy *cphy)
|
||
|
|
{
|
||
|
|
u32 elmer;
|
||
|
|
u32 val;
|
||
|
|
|
||
|
|
#ifdef MV88x2010_LINK_STATUS_BUGS
|
||
|
|
/* Required to read twice before clear takes affect. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_RXSTAT, &val);
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_TXSTAT, &val);
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_STAT, &val);
|
||
|
|
|
||
|
|
/* Read this register after the others above it else
|
||
|
|
* the register doesn't clear correctly.
|
||
|
|
*/
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_STAT1, &val);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Clear link status. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_STAT1, &val);
|
||
|
|
/* Clear PHY LASI interrupts. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_STAT, &val);
|
||
|
|
|
||
|
|
#ifdef MV88x2010_LINK_STATUS_BUGS
|
||
|
|
/* Do it again. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_RXSTAT, &val);
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_PMA_LASI_TXSTAT, &val);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Clear Marvell interrupts through Elmer0. */
|
||
|
|
if (t1_is_asic(cphy->adapter)) {
|
||
|
|
t1_tpi_read(cphy->adapter, A_ELMER0_INT_CAUSE, &elmer);
|
||
|
|
elmer |= ELMER0_GP_BIT6;
|
||
|
|
t1_tpi_write(cphy->adapter, A_ELMER0_INT_CAUSE, elmer);
|
||
|
|
}
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int mv88x201x_interrupt_handler(struct cphy *cphy)
|
||
|
|
{
|
||
|
|
/* Clear interrupts */
|
||
|
|
mv88x201x_interrupt_clear(cphy);
|
||
|
|
|
||
|
|
/* We have only enabled link change interrupts and so
|
||
|
|
* cphy_cause must be a link change interrupt.
|
||
|
|
*/
|
||
|
|
return cphy_cause_link_change;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int mv88x201x_set_loopback(struct cphy *cphy, int on)
|
||
|
|
{
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int mv88x201x_get_link_status(struct cphy *cphy, int *link_ok,
|
||
|
|
int *speed, int *duplex, int *fc)
|
||
|
|
{
|
||
|
|
u32 val = 0;
|
||
|
|
|
||
|
|
if (link_ok) {
|
||
|
|
/* Read link status. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_STAT1, &val);
|
||
|
|
val &= MDIO_STAT1_LSTATUS;
|
||
|
|
*link_ok = (val == MDIO_STAT1_LSTATUS);
|
||
|
|
/* Turn on/off Link LED */
|
||
|
|
led_link(cphy, *link_ok);
|
||
|
|
}
|
||
|
|
if (speed)
|
||
|
|
*speed = SPEED_10000;
|
||
|
|
if (duplex)
|
||
|
|
*duplex = DUPLEX_FULL;
|
||
|
|
if (fc)
|
||
|
|
*fc = PAUSE_RX | PAUSE_TX;
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void mv88x201x_destroy(struct cphy *cphy)
|
||
|
|
{
|
||
|
|
kfree(cphy);
|
||
|
|
}
|
||
|
|
|
||
|
|
static const struct cphy_ops mv88x201x_ops = {
|
||
|
|
.destroy = mv88x201x_destroy,
|
||
|
|
.reset = mv88x201x_reset,
|
||
|
|
.interrupt_enable = mv88x201x_interrupt_enable,
|
||
|
|
.interrupt_disable = mv88x201x_interrupt_disable,
|
||
|
|
.interrupt_clear = mv88x201x_interrupt_clear,
|
||
|
|
.interrupt_handler = mv88x201x_interrupt_handler,
|
||
|
|
.get_link_status = mv88x201x_get_link_status,
|
||
|
|
.set_loopback = mv88x201x_set_loopback,
|
||
|
|
.mmds = (MDIO_DEVS_PMAPMD | MDIO_DEVS_PCS |
|
||
|
|
MDIO_DEVS_PHYXS | MDIO_DEVS_WIS),
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct cphy *mv88x201x_phy_create(struct net_device *dev, int phy_addr,
|
||
|
|
const struct mdio_ops *mdio_ops)
|
||
|
|
{
|
||
|
|
u32 val;
|
||
|
|
struct cphy *cphy = kzalloc(sizeof(*cphy), GFP_KERNEL);
|
||
|
|
|
||
|
|
if (!cphy)
|
||
|
|
return NULL;
|
||
|
|
|
||
|
|
cphy_init(cphy, dev, phy_addr, &mv88x201x_ops, mdio_ops);
|
||
|
|
|
||
|
|
/* Commands the PHY to enable XFP's clock. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PCS, 0x8300, &val);
|
||
|
|
cphy_mdio_write(cphy, MDIO_MMD_PCS, 0x8300, val | 1);
|
||
|
|
|
||
|
|
/* Clear link status. Required because of a bug in the PHY. */
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PMAPMD, MDIO_STAT2, &val);
|
||
|
|
cphy_mdio_read(cphy, MDIO_MMD_PCS, MDIO_STAT2, &val);
|
||
|
|
|
||
|
|
/* Allows for Link,Ack LED turn on/off */
|
||
|
|
led_init(cphy);
|
||
|
|
return cphy;
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Chip Reset */
|
||
|
|
static int mv88x201x_phy_reset(adapter_t *adapter)
|
||
|
|
{
|
||
|
|
u32 val;
|
||
|
|
|
||
|
|
t1_tpi_read(adapter, A_ELMER0_GPO, &val);
|
||
|
|
val &= ~4;
|
||
|
|
t1_tpi_write(adapter, A_ELMER0_GPO, val);
|
||
|
|
msleep(100);
|
||
|
|
|
||
|
|
t1_tpi_write(adapter, A_ELMER0_GPO, val | 4);
|
||
|
|
msleep(1000);
|
||
|
|
|
||
|
|
/* Now lets enable the Laser. Delay 100us */
|
||
|
|
t1_tpi_read(adapter, A_ELMER0_GPO, &val);
|
||
|
|
val |= 0x8000;
|
||
|
|
t1_tpi_write(adapter, A_ELMER0_GPO, val);
|
||
|
|
udelay(100);
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
const struct gphy t1_mv88x201x_ops = {
|
||
|
|
.create = mv88x201x_phy_create,
|
||
|
|
.reset = mv88x201x_phy_reset
|
||
|
|
};
|