88 lines
4.1 KiB
C
88 lines
4.1 KiB
C
|
/*
|
||
|
|
* Blackfin On-Chip Sport Emulated UART Driver
|
||
|
|
*
|
||
|
|
* Copyright 2006-2008 Analog Devices Inc.
|
||
|
|
*
|
||
|
|
* Enter bugs at http://blackfin.uclinux.org/
|
||
|
|
*
|
||
|
|
* Licensed under the GPL-2 or later.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* This driver and the hardware supported are in term of EE-191 of ADI.
|
||
|
|
* http://www.analog.com/static/imported-files/application_notes/EE191.pdf
|
||
|
|
* This application note describe how to implement a UART on a Sharc DSP,
|
||
|
|
* but this driver is implemented on Blackfin Processor.
|
||
|
|
* Transmit Frame Sync is not used by this driver to transfer data out.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _BFIN_SPORT_UART_H
|
||
|
|
#define _BFIN_SPORT_UART_H
|
||
|
|
|
||
|
|
#define OFFSET_TCR1 0x00 /* Transmit Configuration 1 Register */
|
||
|
|
#define OFFSET_TCR2 0x04 /* Transmit Configuration 2 Register */
|
||
|
|
#define OFFSET_TCLKDIV 0x08 /* Transmit Serial Clock Divider Register */
|
||
|
|
#define OFFSET_TFSDIV 0x0C /* Transmit Frame Sync Divider Register */
|
||
|
|
#define OFFSET_TX 0x10 /* Transmit Data Register */
|
||
|
|
#define OFFSET_RX 0x18 /* Receive Data Register */
|
||
|
|
#define OFFSET_RCR1 0x20 /* Receive Configuration 1 Register */
|
||
|
|
#define OFFSET_RCR2 0x24 /* Receive Configuration 2 Register */
|
||
|
|
#define OFFSET_RCLKDIV 0x28 /* Receive Serial Clock Divider Register */
|
||
|
|
#define OFFSET_RFSDIV 0x2c /* Receive Frame Sync Divider Register */
|
||
|
|
#define OFFSET_STAT 0x30 /* Status Register */
|
||
|
|
|
||
|
|
#define SPORT_GET_TCR1(sport) bfin_read16(((sport)->port.membase + OFFSET_TCR1))
|
||
|
|
#define SPORT_GET_TCR2(sport) bfin_read16(((sport)->port.membase + OFFSET_TCR2))
|
||
|
|
#define SPORT_GET_TCLKDIV(sport) bfin_read16(((sport)->port.membase + OFFSET_TCLKDIV))
|
||
|
|
#define SPORT_GET_TFSDIV(sport) bfin_read16(((sport)->port.membase + OFFSET_TFSDIV))
|
||
|
|
#define SPORT_GET_TX(sport) bfin_read16(((sport)->port.membase + OFFSET_TX))
|
||
|
|
#define SPORT_GET_RX(sport) bfin_read16(((sport)->port.membase + OFFSET_RX))
|
||
|
|
/*
|
||
|
|
* If another interrupt fires while doing a 32-bit read from RX FIFO,
|
||
|
|
* a fake RX underflow error will be generated. So disable interrupts
|
||
|
|
* to prevent interruption while reading the FIFO.
|
||
|
|
*/
|
||
|
|
#define SPORT_GET_RX32(sport) \
|
||
|
|
({ \
|
||
|
|
unsigned int __ret; \
|
||
|
|
unsigned long flags; \
|
||
|
|
if (ANOMALY_05000473) \
|
||
|
|
local_irq_save(flags); \
|
||
|
|
__ret = bfin_read32((sport)->port.membase + OFFSET_RX); \
|
||
|
|
if (ANOMALY_05000473) \
|
||
|
|
local_irq_restore(flags); \
|
||
|
|
__ret; \
|
||
|
|
})
|
||
|
|
#define SPORT_GET_RCR1(sport) bfin_read16(((sport)->port.membase + OFFSET_RCR1))
|
||
|
|
#define SPORT_GET_RCR2(sport) bfin_read16(((sport)->port.membase + OFFSET_RCR2))
|
||
|
|
#define SPORT_GET_RCLKDIV(sport) bfin_read16(((sport)->port.membase + OFFSET_RCLKDIV))
|
||
|
|
#define SPORT_GET_RFSDIV(sport) bfin_read16(((sport)->port.membase + OFFSET_RFSDIV))
|
||
|
|
#define SPORT_GET_STAT(sport) bfin_read16(((sport)->port.membase + OFFSET_STAT))
|
||
|
|
|
||
|
|
#define SPORT_PUT_TCR1(sport, v) bfin_write16(((sport)->port.membase + OFFSET_TCR1), v)
|
||
|
|
#define SPORT_PUT_TCR2(sport, v) bfin_write16(((sport)->port.membase + OFFSET_TCR2), v)
|
||
|
|
#define SPORT_PUT_TCLKDIV(sport, v) bfin_write16(((sport)->port.membase + OFFSET_TCLKDIV), v)
|
||
|
|
#define SPORT_PUT_TFSDIV(sport, v) bfin_write16(((sport)->port.membase + OFFSET_TFSDIV), v)
|
||
|
|
#define SPORT_PUT_TX(sport, v) bfin_write16(((sport)->port.membase + OFFSET_TX), v)
|
||
|
|
#define SPORT_PUT_RX(sport, v) bfin_write16(((sport)->port.membase + OFFSET_RX), v)
|
||
|
|
#define SPORT_PUT_RCR1(sport, v) bfin_write16(((sport)->port.membase + OFFSET_RCR1), v)
|
||
|
|
#define SPORT_PUT_RCR2(sport, v) bfin_write16(((sport)->port.membase + OFFSET_RCR2), v)
|
||
|
|
#define SPORT_PUT_RCLKDIV(sport, v) bfin_write16(((sport)->port.membase + OFFSET_RCLKDIV), v)
|
||
|
|
#define SPORT_PUT_RFSDIV(sport, v) bfin_write16(((sport)->port.membase + OFFSET_RFSDIV), v)
|
||
|
|
#define SPORT_PUT_STAT(sport, v) bfin_write16(((sport)->port.membase + OFFSET_STAT), v)
|
||
|
|
|
||
|
|
#define SPORT_TX_FIFO_SIZE 8
|
||
|
|
|
||
|
|
#define SPORT_UART_GET_CTS(x) gpio_get_value(x->cts_pin)
|
||
|
|
#define SPORT_UART_DISABLE_RTS(x) gpio_set_value(x->rts_pin, 1)
|
||
|
|
#define SPORT_UART_ENABLE_RTS(x) gpio_set_value(x->rts_pin, 0)
|
||
|
|
|
||
|
|
#if defined(CONFIG_SERIAL_BFIN_SPORT0_UART_CTSRTS) \
|
||
|
|
|| defined(CONFIG_SERIAL_BFIN_SPORT1_UART_CTSRTS) \
|
||
|
|
|| defined(CONFIG_SERIAL_BFIN_SPORT2_UART_CTSRTS) \
|
||
|
|
|| defined(CONFIG_SERIAL_BFIN_SPORT3_UART_CTSRTS)
|
||
|
|
# define CONFIG_SERIAL_BFIN_SPORT_CTSRTS
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* _BFIN_SPORT_UART_H */
|