289 lines
8.1 KiB
C
289 lines
8.1 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2010 Google, Inc.
|
||
|
|
* Author: Erik Gilling <konkers@android.com>
|
||
|
|
*
|
||
|
|
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
|
||
|
|
*
|
||
|
|
* This software is licensed under the terms of the GNU General Public
|
||
|
|
* License version 2, as published by the Free Software Foundation, and
|
||
|
|
* may be copied, distributed, and modified under those terms.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "dev.h"
|
||
|
|
#include "debug.h"
|
||
|
|
#include "cdma.h"
|
||
|
|
#include "channel.h"
|
||
|
|
|
||
|
|
#define HOST1X_DEBUG_MAX_PAGE_OFFSET 102400
|
||
|
|
|
||
|
|
enum {
|
||
|
|
HOST1X_OPCODE_SETCLASS = 0x00,
|
||
|
|
HOST1X_OPCODE_INCR = 0x01,
|
||
|
|
HOST1X_OPCODE_NONINCR = 0x02,
|
||
|
|
HOST1X_OPCODE_MASK = 0x03,
|
||
|
|
HOST1X_OPCODE_IMM = 0x04,
|
||
|
|
HOST1X_OPCODE_RESTART = 0x05,
|
||
|
|
HOST1X_OPCODE_GATHER = 0x06,
|
||
|
|
HOST1X_OPCODE_EXTEND = 0x0e,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum {
|
||
|
|
HOST1X_OPCODE_EXTEND_ACQUIRE_MLOCK = 0x00,
|
||
|
|
HOST1X_OPCODE_EXTEND_RELEASE_MLOCK = 0x01,
|
||
|
|
};
|
||
|
|
|
||
|
|
static unsigned int show_channel_command(struct output *o, u32 val)
|
||
|
|
{
|
||
|
|
unsigned mask;
|
||
|
|
unsigned subop;
|
||
|
|
|
||
|
|
switch (val >> 28) {
|
||
|
|
case HOST1X_OPCODE_SETCLASS:
|
||
|
|
mask = val & 0x3f;
|
||
|
|
if (mask) {
|
||
|
|
host1x_debug_output(o, "SETCL(class=%03x, offset=%03x, mask=%02x, [",
|
||
|
|
val >> 6 & 0x3ff,
|
||
|
|
val >> 16 & 0xfff, mask);
|
||
|
|
return hweight8(mask);
|
||
|
|
} else {
|
||
|
|
host1x_debug_output(o, "SETCL(class=%03x)\n",
|
||
|
|
val >> 6 & 0x3ff);
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_INCR:
|
||
|
|
host1x_debug_output(o, "INCR(offset=%03x, [",
|
||
|
|
val >> 16 & 0xfff);
|
||
|
|
return val & 0xffff;
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_NONINCR:
|
||
|
|
host1x_debug_output(o, "NONINCR(offset=%03x, [",
|
||
|
|
val >> 16 & 0xfff);
|
||
|
|
return val & 0xffff;
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_MASK:
|
||
|
|
mask = val & 0xffff;
|
||
|
|
host1x_debug_output(o, "MASK(offset=%03x, mask=%03x, [",
|
||
|
|
val >> 16 & 0xfff, mask);
|
||
|
|
return hweight16(mask);
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_IMM:
|
||
|
|
host1x_debug_output(o, "IMM(offset=%03x, data=%03x)\n",
|
||
|
|
val >> 16 & 0xfff, val & 0xffff);
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_RESTART:
|
||
|
|
host1x_debug_output(o, "RESTART(offset=%08x)\n", val << 4);
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_GATHER:
|
||
|
|
host1x_debug_output(o, "GATHER(offset=%03x, insert=%d, type=%d, count=%04x, addr=[",
|
||
|
|
val >> 16 & 0xfff, val >> 15 & 0x1,
|
||
|
|
val >> 14 & 0x1, val & 0x3fff);
|
||
|
|
return 1;
|
||
|
|
|
||
|
|
case HOST1X_OPCODE_EXTEND:
|
||
|
|
subop = val >> 24 & 0xf;
|
||
|
|
if (subop == HOST1X_OPCODE_EXTEND_ACQUIRE_MLOCK)
|
||
|
|
host1x_debug_output(o, "ACQUIRE_MLOCK(index=%d)\n",
|
||
|
|
val & 0xff);
|
||
|
|
else if (subop == HOST1X_OPCODE_EXTEND_RELEASE_MLOCK)
|
||
|
|
host1x_debug_output(o, "RELEASE_MLOCK(index=%d)\n",
|
||
|
|
val & 0xff);
|
||
|
|
else
|
||
|
|
host1x_debug_output(o, "EXTEND_UNKNOWN(%08x)\n", val);
|
||
|
|
return 0;
|
||
|
|
|
||
|
|
default:
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void show_gather(struct output *o, phys_addr_t phys_addr,
|
||
|
|
unsigned int words, struct host1x_cdma *cdma,
|
||
|
|
phys_addr_t pin_addr, u32 *map_addr)
|
||
|
|
{
|
||
|
|
/* Map dmaget cursor to corresponding mem handle */
|
||
|
|
u32 offset = phys_addr - pin_addr;
|
||
|
|
unsigned int data_count = 0, i;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Sometimes we're given different hardware address to the same
|
||
|
|
* page - in these cases the offset will get an invalid number and
|
||
|
|
* we just have to bail out.
|
||
|
|
*/
|
||
|
|
if (offset > HOST1X_DEBUG_MAX_PAGE_OFFSET) {
|
||
|
|
host1x_debug_output(o, "[address mismatch]\n");
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
|
||
|
|
for (i = 0; i < words; i++) {
|
||
|
|
u32 addr = phys_addr + i * 4;
|
||
|
|
u32 val = *(map_addr + offset / 4 + i);
|
||
|
|
|
||
|
|
if (!data_count) {
|
||
|
|
host1x_debug_output(o, "%08x: %08x:", addr, val);
|
||
|
|
data_count = show_channel_command(o, val);
|
||
|
|
} else {
|
||
|
|
host1x_debug_output(o, "%08x%s", val,
|
||
|
|
data_count > 0 ? ", " : "])\n");
|
||
|
|
data_count--;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void show_channel_gathers(struct output *o, struct host1x_cdma *cdma)
|
||
|
|
{
|
||
|
|
struct host1x_job *job;
|
||
|
|
|
||
|
|
list_for_each_entry(job, &cdma->sync_queue, list) {
|
||
|
|
int i;
|
||
|
|
host1x_debug_output(o, "\n%p: JOB, syncpt_id=%d, syncpt_val=%d, first_get=%08x, timeout=%d num_slots=%d, num_handles=%d\n",
|
||
|
|
job,
|
||
|
|
(job->syncpts ? job->syncpts[0].id : 0),
|
||
|
|
(job->syncpts ? job->syncpts[0].end : 0),
|
||
|
|
job->first_get, job->timeout,
|
||
|
|
job->num_slots, job->num_unpins);
|
||
|
|
|
||
|
|
for (i = 0; i < job->num_gathers; i++) {
|
||
|
|
struct host1x_job_gather *g = &job->gathers[i];
|
||
|
|
u32 *mapped;
|
||
|
|
|
||
|
|
if (job->gather_copy_mapped)
|
||
|
|
mapped = (u32 *)job->gather_copy_mapped;
|
||
|
|
else
|
||
|
|
mapped = host1x_bo_mmap(g->bo);
|
||
|
|
|
||
|
|
if (!mapped) {
|
||
|
|
host1x_debug_output(o, "[could not mmap]\n");
|
||
|
|
continue;
|
||
|
|
}
|
||
|
|
|
||
|
|
host1x_debug_output(o, " GATHER at %pad+%#x, %d words\n",
|
||
|
|
&g->base, g->offset, g->words);
|
||
|
|
|
||
|
|
show_gather(o, g->base + g->offset, g->words, cdma,
|
||
|
|
g->base, mapped);
|
||
|
|
|
||
|
|
if (!job->gather_copy_mapped)
|
||
|
|
host1x_bo_munmap(g->bo, mapped);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void host1x_debug_show_channel_cdma(struct host1x *host,
|
||
|
|
struct host1x_channel *ch,
|
||
|
|
struct output *o)
|
||
|
|
{
|
||
|
|
struct host1x_cdma *cdma = &ch->cdma;
|
||
|
|
u32 val;
|
||
|
|
|
||
|
|
host1x_debug_output(o, "Host1x basic channel registers: \n");
|
||
|
|
|
||
|
|
val = host1x_ch_readl(ch, HOST1X_CHANNEL_FIFOSTAT);
|
||
|
|
host1x_debug_output(o, "CMDFIFO_STAT_0: %08x\n", val);
|
||
|
|
val = host1x_ch_readl(ch, HOST1X_CHANNEL_RDATA);
|
||
|
|
host1x_debug_output(o, "CMDFIFO_RDATA_0: %08x\n", val);
|
||
|
|
val = host1x_ch_readl(ch, HOST1X_CHANNEL_CMDP_OFFSET);
|
||
|
|
host1x_debug_output(o, "CMDP_OFFSET_0: %08x\n", val);
|
||
|
|
val = host1x_ch_readl(ch, HOST1X_CHANNEL_CMDP_CLASS);
|
||
|
|
host1x_debug_output(o, "CMDP_CLASS_0: %08x\n", val);
|
||
|
|
val = host1x_ch_readl(ch, HOST1X_CHANNEL_CMDP_CHANNELSTAT);
|
||
|
|
host1x_debug_output(o, "CHANNELSTAT_0: %08x\n", val);
|
||
|
|
|
||
|
|
show_channel_gathers(o, cdma);
|
||
|
|
host1x_debug_output(o, "\n");
|
||
|
|
}
|
||
|
|
|
||
|
|
static void host1x_debug_show_channel_fifo(struct host1x *host,
|
||
|
|
struct host1x_channel *ch,
|
||
|
|
struct output *o)
|
||
|
|
{
|
||
|
|
u32 val, rd_ptr, wr_ptr, start, end, temp;
|
||
|
|
unsigned int data_count = 0;
|
||
|
|
|
||
|
|
host1x_debug_output(o, "%d: fifo:\n", ch->id);
|
||
|
|
|
||
|
|
temp = host1x_sync_readl(host, HOST1X_THOST_COMMON_ICG_EN_OVERRIDE_0);
|
||
|
|
host1x_sync_writel(host, 0x1, HOST1X_THOST_COMMON_ICG_EN_OVERRIDE_0);
|
||
|
|
|
||
|
|
val = host1x_ch_readl(ch, HOST1X_CHANNEL_FIFOSTAT);
|
||
|
|
host1x_debug_output(o, "FIFOSTAT %08x\n", val);
|
||
|
|
if (HOST1X_CHANNEL_FIFOSTAT_CFEMPTY_V(val)) {
|
||
|
|
host1x_debug_output(o, "[empty]\n");
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
|
||
|
|
host1x_sync_writel(host, 0x0, HOST1X_SYNC_CFPEEK_CTRL);
|
||
|
|
host1x_sync_writel(host, HOST1X_SYNC_CFPEEK_CTRL_ENA_F(1) |
|
||
|
|
HOST1X_SYNC_CFPEEK_CTRL_CHANNR_F(ch->id),
|
||
|
|
HOST1X_SYNC_CFPEEK_CTRL);
|
||
|
|
|
||
|
|
val = host1x_sync_readl(host, HOST1X_SYNC_CFPEEK_PTRS);
|
||
|
|
rd_ptr = HOST1X_SYNC_CFPEEK_PTRS_CF_RD_PTR_V(val);
|
||
|
|
wr_ptr = HOST1X_SYNC_CFPEEK_PTRS_CF_WR_PTR_V(val);
|
||
|
|
|
||
|
|
val = host1x_sync_readl(host, HOST1X_SYNC_CF_SETUP(ch->id));
|
||
|
|
start = HOST1X_SYNC_CF_SETUP_BASE_V(val);
|
||
|
|
end = HOST1X_SYNC_CF_SETUP_LIMIT_V(val);
|
||
|
|
|
||
|
|
do {
|
||
|
|
host1x_sync_writel(host, 0x0, HOST1X_SYNC_CFPEEK_CTRL);
|
||
|
|
host1x_sync_writel(host, HOST1X_SYNC_CFPEEK_CTRL_ENA_F(1) |
|
||
|
|
HOST1X_SYNC_CFPEEK_CTRL_CHANNR_F(ch->id) |
|
||
|
|
HOST1X_SYNC_CFPEEK_CTRL_ADDR_F(rd_ptr),
|
||
|
|
HOST1X_SYNC_CFPEEK_CTRL);
|
||
|
|
val = host1x_sync_readl(host, HOST1X_SYNC_CFPEEK_READ);
|
||
|
|
|
||
|
|
if (!data_count) {
|
||
|
|
host1x_debug_output(o, "%08x:", val);
|
||
|
|
data_count = show_channel_command(o, val);
|
||
|
|
} else {
|
||
|
|
host1x_debug_output(o, "%08x%s", val,
|
||
|
|
data_count > 0 ? ", " : "])\n");
|
||
|
|
data_count--;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (rd_ptr == end)
|
||
|
|
rd_ptr = start;
|
||
|
|
else
|
||
|
|
rd_ptr++;
|
||
|
|
} while (rd_ptr != wr_ptr);
|
||
|
|
|
||
|
|
if (data_count)
|
||
|
|
host1x_debug_output(o, ", ...])\n");
|
||
|
|
host1x_debug_output(o, "\n");
|
||
|
|
|
||
|
|
host1x_sync_writel(host, 0x0, HOST1X_SYNC_CFPEEK_CTRL);
|
||
|
|
|
||
|
|
host1x_sync_writel(host, temp, HOST1X_THOST_COMMON_ICG_EN_OVERRIDE_0);
|
||
|
|
}
|
||
|
|
|
||
|
|
static void host1x_debug_show_mlocks(struct host1x *host, struct output *o)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
unsigned int chid;
|
||
|
|
bool cpu, ch;
|
||
|
|
|
||
|
|
host1x_debug_output(o, "---- mlocks ----\n");
|
||
|
|
for (i = 0; i < host1x_syncpt_nb_mlocks(host); i++) {
|
||
|
|
host1x_hw_sync_get_mutex_owner(host, host->syncpt,
|
||
|
|
i, &cpu, &ch, &chid);
|
||
|
|
if (ch)
|
||
|
|
host1x_debug_output(o, "%d: locked by channel %d\n", i, chid);
|
||
|
|
}
|
||
|
|
host1x_debug_output(o, "\n");
|
||
|
|
}
|
||
|
|
|
||
|
|
static const struct host1x_debug_ops host1x_debug_t186_ops = {
|
||
|
|
.show_channel_cdma = host1x_debug_show_channel_cdma,
|
||
|
|
.show_channel_fifo = host1x_debug_show_channel_fifo,
|
||
|
|
.show_mlocks = host1x_debug_show_mlocks,
|
||
|
|
};
|