63 lines
1.3 KiB
C
63 lines
1.3 KiB
C
|
/*
|
||
|
|
* drivers/misc/tegra-profiler/arm_pmu.h
|
||
|
|
*
|
||
|
|
* Copyright (c) 2014-2018, NVIDIA CORPORATION. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms and conditions of the GNU General Public License,
|
||
|
|
* version 2, as published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ARM_PMU_H
|
||
|
|
#define __ARM_PMU_H
|
||
|
|
|
||
|
|
#include <linux/list.h>
|
||
|
|
#include <linux/tegra_profiler.h>
|
||
|
|
|
||
|
|
#define QUADD_MAX_PMU_COUNTERS 32
|
||
|
|
|
||
|
|
struct quadd_pmu_event_info {
|
||
|
|
struct quadd_event event;
|
||
|
|
int hw_value;
|
||
|
|
|
||
|
|
struct list_head list;
|
||
|
|
};
|
||
|
|
|
||
|
|
#define QUADD_ARCH_NAME_MAX 64
|
||
|
|
|
||
|
|
struct quadd_arch_info {
|
||
|
|
int type;
|
||
|
|
|
||
|
|
unsigned int pmuver;
|
||
|
|
unsigned pmuver_is_set:1;
|
||
|
|
|
||
|
|
char name[QUADD_ARCH_NAME_MAX];
|
||
|
|
};
|
||
|
|
|
||
|
|
struct quadd_pmu_ctx {
|
||
|
|
struct quadd_arch_info arch;
|
||
|
|
|
||
|
|
u32 counters_mask;
|
||
|
|
u32 raw_event_mask;
|
||
|
|
|
||
|
|
struct list_head used_events;
|
||
|
|
|
||
|
|
int l1_cache_rw;
|
||
|
|
unsigned int *current_map;
|
||
|
|
};
|
||
|
|
|
||
|
|
static inline int
|
||
|
|
is_cpu_cycles(const struct quadd_event *event)
|
||
|
|
{
|
||
|
|
return event->type == QUADD_EVENT_TYPE_HARDWARE &&
|
||
|
|
event->id == QUADD_EVENT_HW_CPU_CYCLES;
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif /* __ARM_PMU_H */
|