301 lines
11 KiB
Plaintext
301 lines
11 KiB
Plaintext
/*
|
|
* Copyright (c) 2014-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include <dt-bindings/display/tegra-dc.h>
|
|
#include <dt-bindings/display/tegra-panel.h>
|
|
|
|
/ {
|
|
host1x {
|
|
dsi {
|
|
panel_s_wqxga_10_1: panel-s-wqxga-10-1 {
|
|
status = "okay";
|
|
compatible = "dsi,25x16";
|
|
nvidia,dsi-instance = <DSI_INSTANCE_0>;
|
|
nvidia,dsi-n-data-lanes = <8>;
|
|
nvidia,dsi-pixel-format = <TEGRA_DSI_PIXEL_FORMAT_24BIT_P>;
|
|
nvidia,dsi-refresh-rate = <60>;
|
|
nvidia,dsi-rated-refresh-rate = <60>;
|
|
nvidia,dsi-te-polarity-low = <TEGRA_DSI_ENABLE>;
|
|
nvidia,dsi-video-data-type = <TEGRA_DSI_VIDEO_TYPE_VIDEO_MODE>;
|
|
nvidia,dsi-video-clock-mode = <TEGRA_DSI_VIDEO_CLOCK_CONTINUOUS>;
|
|
nvidia,dsi-ganged-type = <TEGRA_DSI_GANGED_SYMMETRIC_LEFT_RIGHT>;
|
|
nvidia,dsi-controller-vs = <DSI_VS_1>;
|
|
nvidia,dsi-virtual-channel = <TEGRA_DSI_VIRTUAL_CHANNEL_0>;
|
|
nvidia,dsi-panel-reset = <TEGRA_DSI_ENABLE>;
|
|
nvidia,dsi-power-saving-suspend = <TEGRA_DSI_ENABLE>;
|
|
nvidia,dsi-lp00-pre-panel-wakeup = <TEGRA_DSI_ENABLE>;
|
|
nvidia,dsi-ulpm-not-support = <TEGRA_DSI_ENABLE>;
|
|
nvidia,dsi-bl-name = "pwm-backlight";
|
|
nvidia,dsi-init-cmd =
|
|
/* Long Packet: <PACKETTYPE[u8] COMMANDID[u8] PAYLOADCOUNT[u16] ECC[u8] PAYLOAD[..] CHECKSUM[u16]> */
|
|
/* Short Packet: <PACKETTYPE[u8] COMMANDID[u8] DATA0[u8] DATA1[u8] ECC[u8]> */
|
|
/* For DSI packets each DT cell is interpreted as u8 not u32 */
|
|
|
|
<TEGRA_DSI_PACKET_CMD DSI_GENERIC_LONG_WRITE 0x3 0x0 0x0 0x10 0x00 0x2A 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_NO_OP 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_GENERIC_LONG_WRITE 0x3 0x0 0x0 0x10 0x01 0x01 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_NO_OP 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_SET_TEARING_EFFECT_ON 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_EXIT_SLEEP_MODE 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 120>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_SET_DISPLAY_ON 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>,
|
|
<TEGRA_DSI_SEND_FRAME 1>,
|
|
<TEGRA_DSI_DELAY_MS 120>;
|
|
nvidia,dsi-n-init-cmd = <16>;
|
|
nvidia,dsi-suspend-cmd =
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_SET_DISPLAY_OFF 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 50>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_ENTER_SLEEP_MODE 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 200>,
|
|
<TEGRA_DSI_PACKET_CMD DSI_DCS_WRITE_0_PARAM DSI_DCS_SET_TEARING_EFFECT_OFF 0x0 0x0>,
|
|
<TEGRA_DSI_DELAY_MS 20>;
|
|
nvidia,dsi-n-suspend-cmd = <6>;
|
|
disp-default-out {
|
|
nvidia,out-type = <TEGRA_DC_OUT_DSI>;
|
|
nvidia,out-width = <216>;
|
|
nvidia,out-height = <135>;
|
|
nvidia,out-flags = <TEGRA_DC_OUT_CONTINUOUS_MODE TEGRA_DC_OUT_INITIALIZED_MODE>;
|
|
nvidia,out-xres = <2560>;
|
|
nvidia,out-yres = <1600>;
|
|
};
|
|
display-timings {
|
|
2560x1600-32 {
|
|
clock-frequency = <268500000>;
|
|
hactive = <2560>;
|
|
vactive = <1600>;
|
|
hfront-porch = <48>;
|
|
hback-porch = <80>;
|
|
hsync-len = <32>;
|
|
vfront-porch = <3>;
|
|
vback-porch = <37>;
|
|
vsync-len = <6>;
|
|
nvidia,h-ref-to-sync = <0>;
|
|
nvidia,v-ref-to-sync = <1>;
|
|
};
|
|
};
|
|
smartdimmer {
|
|
status = "okay";
|
|
nvidia,use-auto-pwm = <0>;
|
|
nvidia,hw-update-delay = <0>;
|
|
nvidia,bin-width = <0xffffffff>;
|
|
nvidia,aggressiveness = <5>;
|
|
nvidia,use-vid-luma = <0>;
|
|
nvidia,phase-in-settings = <0>;
|
|
nvidia,phase-in-adjustments = <0>;
|
|
nvidia,k-limit-enable = <1>;
|
|
nvidia,k-limit = <200>;
|
|
nvidia,sd-window-enable = <0>;
|
|
nvidia,soft-clipping-enable= <1>;
|
|
nvidia,soft-clipping-threshold = <128>;
|
|
nvidia,smooth-k-enable = <1>;
|
|
nvidia,smooth-k-incr = <4>;
|
|
nvidia,coeff = <5 9 2>;
|
|
nvidia,fc = <0 0>;
|
|
nvidia,blp = <1024 255>;
|
|
nvidia,bltf = <57 65 73 82
|
|
92 103 114 125
|
|
138 150 164 178
|
|
193 208 224 241>;
|
|
nvidia,lut = <255 255 255
|
|
199 199 199
|
|
153 153 153
|
|
116 116 116
|
|
85 85 85
|
|
59 59 59
|
|
36 36 36
|
|
17 17 17
|
|
0 0 0>;
|
|
nvidia,use-vpulse2 = <1>;
|
|
nvidia,bl-device-name = "pwm-backlight";
|
|
};
|
|
cmu {
|
|
nvidia,cmu-csc = < 0x105 0x3D5 0x024
|
|
0x3EA 0x121 0x3C1
|
|
0x002 0x00A 0x0F4 >;
|
|
nvidia,cmu-lut2 = < 0 1 2 2 3 4 5 6
|
|
6 7 8 9 10 10 11 12
|
|
13 13 14 15 15 16 16 17
|
|
18 18 19 19 20 20 21 21
|
|
22 22 23 23 23 24 24 25
|
|
25 25 26 26 27 27 27 28
|
|
28 29 29 29 30 30 30 31
|
|
31 31 32 32 32 33 33 33
|
|
34 34 34 34 35 35 35 36
|
|
36 36 37 37 37 37 38 38
|
|
38 38 39 39 39 40 40 40
|
|
40 41 41 41 41 42 42 42
|
|
42 43 43 43 43 43 44 44
|
|
44 44 45 45 45 45 46 46
|
|
46 46 46 47 47 47 47 48
|
|
48 48 48 48 49 49 49 49
|
|
49 50 50 50 50 50 51 51
|
|
51 51 51 52 52 52 52 52
|
|
53 53 53 53 53 54 54 54
|
|
54 54 55 55 55 55 55 55
|
|
56 56 56 56 56 57 57 57
|
|
57 57 57 58 58 58 58 58
|
|
58 59 59 59 59 59 59 60
|
|
60 60 60 60 60 61 61 61
|
|
61 61 61 62 62 62 62 62
|
|
62 63 63 63 63 63 63 64
|
|
64 64 64 64 64 64 65 65
|
|
65 65 65 65 66 66 66 66
|
|
66 66 66 67 67 67 67 67
|
|
67 67 68 68 68 68 68 68
|
|
68 69 69 69 69 69 69 69
|
|
70 70 70 70 70 70 70 71
|
|
71 71 71 71 71 71 72 72
|
|
72 72 72 72 72 72 73 73
|
|
73 73 73 73 73 74 74 74
|
|
74 74 74 74 74 75 75 75
|
|
75 75 75 75 75 76 76 76
|
|
76 76 76 76 77 77 77 77
|
|
77 77 77 77 78 78 78 78
|
|
78 78 78 78 78 79 79 79
|
|
79 79 79 79 79 80 80 80
|
|
80 80 80 80 80 81 81 81
|
|
81 81 81 81 81 81 82 82
|
|
82 82 82 82 82 82 83 83
|
|
83 83 83 83 83 83 83 84
|
|
84 84 84 84 84 84 84 84
|
|
85 85 85 85 85 85 85 85
|
|
85 86 86 86 86 86 86 86
|
|
86 86 87 87 87 87 87 87
|
|
87 87 87 88 88 88 88 88
|
|
88 88 88 88 88 89 89 89
|
|
89 89 89 89 89 89 90 90
|
|
90 90 90 90 90 90 90 90
|
|
91 91 91 91 91 91 91 91
|
|
91 91 92 92 92 92 92 92
|
|
92 92 92 92 93 93 93 93
|
|
93 93 93 93 93 93 94 94
|
|
94 94 94 94 94 94 94 94
|
|
95 95 95 95 95 95 95 95
|
|
95 95 96 96 96 96 96 96
|
|
96 96 96 96 96 97 97 97
|
|
97 97 97 97 97 97 97 98
|
|
98 98 98 98 98 98 98 98
|
|
98 98 99 99 99 99 99 99
|
|
99 100 101 101 102 103 103 104
|
|
105 105 106 107 107 108 109 109
|
|
110 111 111 112 113 113 114 115
|
|
115 116 116 117 118 118 119 119
|
|
120 120 121 122 122 123 123 124
|
|
124 125 126 126 127 127 128 128
|
|
129 129 130 130 131 131 132 132
|
|
133 133 134 134 135 135 136 136
|
|
137 137 138 138 139 139 140 140
|
|
141 141 142 142 143 143 144 144
|
|
145 145 145 146 146 147 147 148
|
|
148 149 149 150 150 150 151 151
|
|
152 152 153 153 153 154 154 155
|
|
155 156 156 156 157 157 158 158
|
|
158 159 159 160 160 160 161 161
|
|
162 162 162 163 163 164 164 164
|
|
165 165 166 166 166 167 167 167
|
|
168 168 169 169 169 170 170 170
|
|
171 171 172 172 172 173 173 173
|
|
174 174 174 175 175 176 176 176
|
|
177 177 177 178 178 178 179 179
|
|
179 180 180 180 181 181 182 182
|
|
182 183 183 183 184 184 184 185
|
|
185 185 186 186 186 187 187 187
|
|
188 188 188 189 189 189 189 190
|
|
190 190 191 191 191 192 192 192
|
|
193 193 193 194 194 194 195 195
|
|
195 196 196 196 196 197 197 197
|
|
198 198 198 199 199 199 200 200
|
|
200 200 201 201 201 202 202 202
|
|
202 203 203 203 204 204 204 205
|
|
205 205 205 206 206 206 207 207
|
|
207 207 208 208 208 209 209 209
|
|
209 210 210 210 211 211 211 211
|
|
212 212 212 213 213 213 213 214
|
|
214 214 214 215 215 215 216 216
|
|
216 216 217 217 217 217 218 218
|
|
218 219 219 219 219 220 220 220
|
|
220 221 221 221 221 222 222 222
|
|
223 223 223 223 224 224 224 224
|
|
225 225 225 225 226 226 226 226
|
|
227 227 227 227 228 228 228 228
|
|
229 229 229 229 230 230 230 230
|
|
231 231 231 231 232 232 232 232
|
|
233 233 233 233 234 234 234 234
|
|
235 235 235 235 236 236 236 236
|
|
237 237 237 237 238 238 238 238
|
|
239 239 239 239 240 240 240 240
|
|
240 241 241 241 241 242 242 242
|
|
242 243 243 243 243 244 244 244
|
|
244 244 245 245 245 245 246 246
|
|
246 246 247 247 247 247 247 248
|
|
248 248 248 249 249 249 249 249
|
|
250 250 250 250 251 251 251 251
|
|
251 252 252 252 252 253 253 253
|
|
253 253 254 254 254 254 255 255 >;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
backlight {
|
|
pwms = <&tegra_pwm 1 1000000>;
|
|
panel_s_wqxga_10_1_bl: panel-s-wqxga-10-1-bl {
|
|
status = "okay";
|
|
compatible = "dsi,25x16-bl";
|
|
max-brightness = <255>;
|
|
default-brightness = <224>;
|
|
bl-measured = < 0 1 2 3 4 5 6 7
|
|
8 9 11 11 12 13 14 15
|
|
16 17 18 19 20 21 21 22
|
|
23 24 25 26 27 28 29 30
|
|
31 32 32 33 34 35 36 37
|
|
38 39 40 41 42 43 43 44
|
|
45 46 47 48 49 50 51 52
|
|
53 54 54 55 56 57 58 59
|
|
60 61 62 63 63 64 65 66
|
|
67 68 69 70 71 72 73 74
|
|
75 76 77 78 79 80 80 81
|
|
82 83 84 85 86 87 88 89
|
|
90 91 92 93 94 95 96 97
|
|
98 99 100 101 102 103 104 105
|
|
106 107 108 109 110 111 112 113
|
|
114 115 116 117 118 119 120 121
|
|
122 123 124 125 126 127 128 129
|
|
130 131 132 133 134 135 136 137
|
|
138 140 141 142 143 144 145 146
|
|
147 148 149 150 151 152 153 154
|
|
155 156 157 158 159 160 161 162
|
|
163 164 165 166 167 168 169 170
|
|
171 172 173 174 175 177 178 179
|
|
180 181 182 183 184 185 186 187
|
|
188 189 190 191 192 193 194 195
|
|
196 197 198 200 201 202 203 204
|
|
205 206 207 208 209 210 211 212
|
|
213 214 215 217 218 219 220 221
|
|
222 223 224 225 226 227 228 229
|
|
230 231 232 234 235 236 237 238
|
|
239 240 241 242 243 244 245 246
|
|
248 249 250 251 252 253 254 255 >;
|
|
};
|
|
};
|
|
};
|