118 lines
4.9 KiB
C
118 lines
4.9 KiB
C
/*
|
|
* Copyright (c) 2014, NVIDIA Corporation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
* This file is autogenerated. Do not edit.
|
|
*/
|
|
|
|
static struct nvhost_gating_register __attribute__((__unused__))
|
|
t21x_nvenc_gating_registers[] = {
|
|
/* NV_PNVENC_THI_CLK_OVERRIDE */
|
|
{ .addr = 0x00000e00, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVENC_THI_SLCG_OVERRIDE_HIGH_A */
|
|
{ .addr = 0x00000088, .prod = 0x00000000, .disable = 0x000000ff },
|
|
/* NV_PNVENC_THI_SLCG_OVERRIDE_LOW_A */
|
|
{ .addr = 0x0000008c, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVENC_FALCON_CGCTL */
|
|
{ .addr = 0x000010a0, .prod = 0x00000000, .disable = 0x00000001 },
|
|
/* NV_PNVENC_TFBIF_MCCIF_FIFOCTRL */
|
|
{ .addr = 0x00001804, .prod = 0x00000000, .disable = 0x00000000 },
|
|
/* NV_PNVENC_FALCON_CG2 */
|
|
{ .addr = 0x0000117c, .prod = 0x00030008, .disable = 0x0003fffe },
|
|
/* NV_PNVENC_CG2 */
|
|
{ .addr = 0x00002200, .prod = 0x00800040, .disable = 0xffffffff },
|
|
/* NV_PNVENC_CG3 */
|
|
{ .addr = 0x00002204, .prod = 0x10000000, .disable = 0xffffffff },
|
|
/* NV_PNVENC_CG4 */
|
|
{ .addr = 0x00002208, .prod = 0x00000000, .disable = 0xffffffff },
|
|
{}
|
|
};
|
|
|
|
static struct nvhost_gating_register __attribute__((__unused__))
|
|
t21x_tsec_gating_registers[] = {
|
|
/* NV_PSEC_THI_CLK_OVERRIDE */
|
|
{ .addr = 0x00000e00, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PSEC_THI_SLCG_OVERRIDE_HIGH_A */
|
|
{ .addr = 0x00000088, .prod = 0x00000000, .disable = 0x000000ff },
|
|
/* NV_PSEC_THI_SLCG_OVERRIDE_LOW_A */
|
|
{ .addr = 0x0000008c, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PSEC_FALCON_CGCTL */
|
|
{ .addr = 0x000010a0, .prod = 0x00000000, .disable = 0x00000001 },
|
|
/* NV_PSEC_TFBIF_MCCIF_FIFOCTRL */
|
|
{ .addr = 0x00001604, .prod = 0x00000000, .disable = 0x00000000 },
|
|
/* NV_PSEC_FALCON_CG2 */
|
|
{ .addr = 0x0000117c, .prod = 0x00000000, .disable = 0x0003fffe },
|
|
{}
|
|
};
|
|
|
|
static struct nvhost_gating_register __attribute__((__unused__))
|
|
t21x_nvjpg_gating_registers[] = {
|
|
/* NV_PNVJPG_THI_CLK_OVERRIDE */
|
|
{ .addr = 0x00000e00, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVJPG_THI_SLCG_OVERRIDE_HIGH_A */
|
|
{ .addr = 0x00000088, .prod = 0x00000000, .disable = 0x000000ff },
|
|
/* NV_PNVJPG_THI_SLCG_OVERRIDE_LOW_A */
|
|
{ .addr = 0x0000008c, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVJPG_FALCON_CGCTL */
|
|
{ .addr = 0x000010a0, .prod = 0x00000000, .disable = 0x00000001 },
|
|
/* NV_PNVJPG_TFBIF_MCCIF_FIFOCTRL */
|
|
{ .addr = 0x00001404, .prod = 0x00000000, .disable = 0x00000000 },
|
|
/* NV_PNVJPG_FALCON_CG2 */
|
|
{ .addr = 0x0000117c, .prod = 0x00030008, .disable = 0x0003fffe },
|
|
{}
|
|
};
|
|
|
|
static struct nvhost_gating_register __attribute__((__unused__))
|
|
t21x_vic_gating_registers[] = {
|
|
/* NV_PVIC_THI_CLK_OVERRIDE */
|
|
{ .addr = 0x00000e00, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PVIC_THI_SLCG_OVERRIDE_HIGH_A */
|
|
{ .addr = 0x00000088, .prod = 0x00000000, .disable = 0x000000ff },
|
|
/* NV_PVIC_THI_SLCG_OVERRIDE_LOW_A */
|
|
{ .addr = 0x0000008c, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PVIC_FALCON_CGCTL */
|
|
{ .addr = 0x000010a0, .prod = 0x00000000, .disable = 0x00000001 },
|
|
/* NV_PVIC_TFBIF_MCCIF_FIFOCTRL */
|
|
{ .addr = 0x00001604, .prod = 0x00000000, .disable = 0x00000000 },
|
|
/* NV_PVIC_FALCON_CG2 */
|
|
{ .addr = 0x00001134, .prod = 0x00000000, .disable = 0x00000003 },
|
|
/* NV_PVIC_FALCON_CG1_SLCG */
|
|
{ .addr = 0x0000117c, .prod = 0x00000000, .disable = 0x00000003 },
|
|
{}
|
|
};
|
|
|
|
static struct nvhost_gating_register __attribute__((__unused__))
|
|
t21x_nvdec_gating_registers[] = {
|
|
/* NV_PNVDEC_THI_CLK_OVERRIDE */
|
|
{ .addr = 0x00000e00, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVDEC_THI_SLCG_OVERRIDE_HIGH_A */
|
|
{ .addr = 0x00000088, .prod = 0x00000000, .disable = 0x000000ff },
|
|
/* NV_PNVDEC_THI_SLCG_OVERRIDE_LOW_A */
|
|
{ .addr = 0x0000008c, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVDEC_FALCON_CGCTL */
|
|
{ .addr = 0x000010a0, .prod = 0x00000000, .disable = 0x00000001 },
|
|
/* NV_PNVDEC_TFBIF_MCCIF_FIFOCTRL */
|
|
{ .addr = 0x00001604, .prod = 0x00000000, .disable = 0x00000000 },
|
|
/* NV_PNVDEC_FALCON_CG2 */
|
|
{ .addr = 0x0000117c, .prod = 0x00030008, .disable = 0x0003fffe },
|
|
/* NV_PNVDEC_CG2 */
|
|
{ .addr = 0x00002328, .prod = 0x00000000, .disable = 0xffffffff },
|
|
/* NV_PNVDEC_CG3 */
|
|
{ .addr = 0x0000232c, .prod = 0x00800000, .disable = 0xffffffff },
|
|
/* NV_PNVDEC_CG4 */
|
|
{ .addr = 0x00002330, .prod = 0xfffffff8, .disable = 0xffffffff },
|
|
{}
|
|
};
|
|
|