984 lines
22 KiB
C
984 lines
22 KiB
C
/*
|
|
* TI DaVinci DM644x chip specific setup
|
|
*
|
|
* Author: Kevin Hilman, Deep Root Systems, LLC
|
|
*
|
|
* 2007 (c) Deep Root Systems, LLC. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/serial_8250.h>
|
|
#include <linux/dmaengine.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/platform_data/edma.h>
|
|
#include <linux/platform_data/gpio-davinci.h>
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <mach/cputype.h>
|
|
#include <mach/irqs.h>
|
|
#include "psc.h"
|
|
#include <mach/mux.h>
|
|
#include <mach/time.h>
|
|
#include <mach/serial.h>
|
|
#include <mach/common.h>
|
|
|
|
#include "davinci.h"
|
|
#include "clock.h"
|
|
#include "mux.h"
|
|
#include "asp.h"
|
|
|
|
/*
|
|
* Device specific clocks
|
|
*/
|
|
#define DM644X_REF_FREQ 27000000
|
|
|
|
#define DM644X_EMAC_BASE 0x01c80000
|
|
#define DM644X_EMAC_MDIO_BASE (DM644X_EMAC_BASE + 0x4000)
|
|
#define DM644X_EMAC_CNTRL_OFFSET 0x0000
|
|
#define DM644X_EMAC_CNTRL_MOD_OFFSET 0x1000
|
|
#define DM644X_EMAC_CNTRL_RAM_OFFSET 0x2000
|
|
#define DM644X_EMAC_CNTRL_RAM_SIZE 0x2000
|
|
|
|
static struct pll_data pll1_data = {
|
|
.num = 1,
|
|
.phys_base = DAVINCI_PLL1_BASE,
|
|
};
|
|
|
|
static struct pll_data pll2_data = {
|
|
.num = 2,
|
|
.phys_base = DAVINCI_PLL2_BASE,
|
|
};
|
|
|
|
static struct clk ref_clk = {
|
|
.name = "ref_clk",
|
|
.rate = DM644X_REF_FREQ,
|
|
};
|
|
|
|
static struct clk pll1_clk = {
|
|
.name = "pll1",
|
|
.parent = &ref_clk,
|
|
.pll_data = &pll1_data,
|
|
.flags = CLK_PLL,
|
|
};
|
|
|
|
static struct clk pll1_sysclk1 = {
|
|
.name = "pll1_sysclk1",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV1,
|
|
};
|
|
|
|
static struct clk pll1_sysclk2 = {
|
|
.name = "pll1_sysclk2",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV2,
|
|
};
|
|
|
|
static struct clk pll1_sysclk3 = {
|
|
.name = "pll1_sysclk3",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV3,
|
|
};
|
|
|
|
static struct clk pll1_sysclk5 = {
|
|
.name = "pll1_sysclk5",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV5,
|
|
};
|
|
|
|
static struct clk pll1_aux_clk = {
|
|
.name = "pll1_aux_clk",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL | PRE_PLL,
|
|
};
|
|
|
|
static struct clk pll1_sysclkbp = {
|
|
.name = "pll1_sysclkbp",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL | PRE_PLL,
|
|
.div_reg = BPDIV
|
|
};
|
|
|
|
static struct clk pll2_clk = {
|
|
.name = "pll2",
|
|
.parent = &ref_clk,
|
|
.pll_data = &pll2_data,
|
|
.flags = CLK_PLL,
|
|
};
|
|
|
|
static struct clk pll2_sysclk1 = {
|
|
.name = "pll2_sysclk1",
|
|
.parent = &pll2_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV1,
|
|
};
|
|
|
|
static struct clk pll2_sysclk2 = {
|
|
.name = "pll2_sysclk2",
|
|
.parent = &pll2_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV2,
|
|
};
|
|
|
|
static struct clk pll2_sysclkbp = {
|
|
.name = "pll2_sysclkbp",
|
|
.parent = &pll2_clk,
|
|
.flags = CLK_PLL | PRE_PLL,
|
|
.div_reg = BPDIV
|
|
};
|
|
|
|
static struct clk dsp_clk = {
|
|
.name = "dsp",
|
|
.parent = &pll1_sysclk1,
|
|
.lpsc = DAVINCI_LPSC_GEM,
|
|
.domain = DAVINCI_GPSC_DSPDOMAIN,
|
|
.usecount = 1, /* REVISIT how to disable? */
|
|
};
|
|
|
|
static struct clk arm_clk = {
|
|
.name = "arm",
|
|
.parent = &pll1_sysclk2,
|
|
.lpsc = DAVINCI_LPSC_ARM,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk vicp_clk = {
|
|
.name = "vicp",
|
|
.parent = &pll1_sysclk2,
|
|
.lpsc = DAVINCI_LPSC_IMCOP,
|
|
.domain = DAVINCI_GPSC_DSPDOMAIN,
|
|
.usecount = 1, /* REVISIT how to disable? */
|
|
};
|
|
|
|
static struct clk vpss_master_clk = {
|
|
.name = "vpss_master",
|
|
.parent = &pll1_sysclk3,
|
|
.lpsc = DAVINCI_LPSC_VPSSMSTR,
|
|
.flags = CLK_PSC,
|
|
};
|
|
|
|
static struct clk vpss_slave_clk = {
|
|
.name = "vpss_slave",
|
|
.parent = &pll1_sysclk3,
|
|
.lpsc = DAVINCI_LPSC_VPSSSLV,
|
|
};
|
|
|
|
static struct clk uart0_clk = {
|
|
.name = "uart0",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_UART0,
|
|
};
|
|
|
|
static struct clk uart1_clk = {
|
|
.name = "uart1",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_UART1,
|
|
};
|
|
|
|
static struct clk uart2_clk = {
|
|
.name = "uart2",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_UART2,
|
|
};
|
|
|
|
static struct clk emac_clk = {
|
|
.name = "emac",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_EMAC_WRAPPER,
|
|
};
|
|
|
|
static struct clk i2c_clk = {
|
|
.name = "i2c",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_I2C,
|
|
};
|
|
|
|
static struct clk ide_clk = {
|
|
.name = "ide",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_ATA,
|
|
};
|
|
|
|
static struct clk asp_clk = {
|
|
.name = "asp0",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_McBSP,
|
|
};
|
|
|
|
static struct clk mmcsd_clk = {
|
|
.name = "mmcsd",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_MMC_SD,
|
|
};
|
|
|
|
static struct clk spi_clk = {
|
|
.name = "spi",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_SPI,
|
|
};
|
|
|
|
static struct clk gpio_clk = {
|
|
.name = "gpio",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_GPIO,
|
|
};
|
|
|
|
static struct clk usb_clk = {
|
|
.name = "usb",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_USB,
|
|
};
|
|
|
|
static struct clk vlynq_clk = {
|
|
.name = "vlynq",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_VLYNQ,
|
|
};
|
|
|
|
static struct clk aemif_clk = {
|
|
.name = "aemif",
|
|
.parent = &pll1_sysclk5,
|
|
.lpsc = DAVINCI_LPSC_AEMIF,
|
|
};
|
|
|
|
static struct clk pwm0_clk = {
|
|
.name = "pwm0",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_PWM0,
|
|
};
|
|
|
|
static struct clk pwm1_clk = {
|
|
.name = "pwm1",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_PWM1,
|
|
};
|
|
|
|
static struct clk pwm2_clk = {
|
|
.name = "pwm2",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_PWM2,
|
|
};
|
|
|
|
static struct clk timer0_clk = {
|
|
.name = "timer0",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_TIMER0,
|
|
};
|
|
|
|
static struct clk timer1_clk = {
|
|
.name = "timer1",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_TIMER1,
|
|
};
|
|
|
|
static struct clk timer2_clk = {
|
|
.name = "timer2",
|
|
.parent = &pll1_aux_clk,
|
|
.lpsc = DAVINCI_LPSC_TIMER2,
|
|
.usecount = 1, /* REVISIT: why can't this be disabled? */
|
|
};
|
|
|
|
static struct clk_lookup dm644x_clks[] = {
|
|
CLK(NULL, "ref", &ref_clk),
|
|
CLK(NULL, "pll1", &pll1_clk),
|
|
CLK(NULL, "pll1_sysclk1", &pll1_sysclk1),
|
|
CLK(NULL, "pll1_sysclk2", &pll1_sysclk2),
|
|
CLK(NULL, "pll1_sysclk3", &pll1_sysclk3),
|
|
CLK(NULL, "pll1_sysclk5", &pll1_sysclk5),
|
|
CLK(NULL, "pll1_aux", &pll1_aux_clk),
|
|
CLK(NULL, "pll1_sysclkbp", &pll1_sysclkbp),
|
|
CLK(NULL, "pll2", &pll2_clk),
|
|
CLK(NULL, "pll2_sysclk1", &pll2_sysclk1),
|
|
CLK(NULL, "pll2_sysclk2", &pll2_sysclk2),
|
|
CLK(NULL, "pll2_sysclkbp", &pll2_sysclkbp),
|
|
CLK(NULL, "dsp", &dsp_clk),
|
|
CLK(NULL, "arm", &arm_clk),
|
|
CLK(NULL, "vicp", &vicp_clk),
|
|
CLK("vpss", "master", &vpss_master_clk),
|
|
CLK("vpss", "slave", &vpss_slave_clk),
|
|
CLK(NULL, "arm", &arm_clk),
|
|
CLK("serial8250.0", NULL, &uart0_clk),
|
|
CLK("serial8250.1", NULL, &uart1_clk),
|
|
CLK("serial8250.2", NULL, &uart2_clk),
|
|
CLK("davinci_emac.1", NULL, &emac_clk),
|
|
CLK("davinci_mdio.0", "fck", &emac_clk),
|
|
CLK("i2c_davinci.1", NULL, &i2c_clk),
|
|
CLK("palm_bk3710", NULL, &ide_clk),
|
|
CLK("davinci-mcbsp", NULL, &asp_clk),
|
|
CLK("dm6441-mmc.0", NULL, &mmcsd_clk),
|
|
CLK(NULL, "spi", &spi_clk),
|
|
CLK(NULL, "gpio", &gpio_clk),
|
|
CLK(NULL, "usb", &usb_clk),
|
|
CLK(NULL, "vlynq", &vlynq_clk),
|
|
CLK(NULL, "aemif", &aemif_clk),
|
|
CLK(NULL, "pwm0", &pwm0_clk),
|
|
CLK(NULL, "pwm1", &pwm1_clk),
|
|
CLK(NULL, "pwm2", &pwm2_clk),
|
|
CLK(NULL, "timer0", &timer0_clk),
|
|
CLK(NULL, "timer1", &timer1_clk),
|
|
CLK("davinci-wdt", NULL, &timer2_clk),
|
|
CLK(NULL, NULL, NULL),
|
|
};
|
|
|
|
static struct emac_platform_data dm644x_emac_pdata = {
|
|
.ctrl_reg_offset = DM644X_EMAC_CNTRL_OFFSET,
|
|
.ctrl_mod_reg_offset = DM644X_EMAC_CNTRL_MOD_OFFSET,
|
|
.ctrl_ram_offset = DM644X_EMAC_CNTRL_RAM_OFFSET,
|
|
.ctrl_ram_size = DM644X_EMAC_CNTRL_RAM_SIZE,
|
|
.version = EMAC_VERSION_1,
|
|
};
|
|
|
|
static struct resource dm644x_emac_resources[] = {
|
|
{
|
|
.start = DM644X_EMAC_BASE,
|
|
.end = DM644X_EMAC_BASE + SZ_16K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = IRQ_EMACINT,
|
|
.end = IRQ_EMACINT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_emac_device = {
|
|
.name = "davinci_emac",
|
|
.id = 1,
|
|
.dev = {
|
|
.platform_data = &dm644x_emac_pdata,
|
|
},
|
|
.num_resources = ARRAY_SIZE(dm644x_emac_resources),
|
|
.resource = dm644x_emac_resources,
|
|
};
|
|
|
|
static struct resource dm644x_mdio_resources[] = {
|
|
{
|
|
.start = DM644X_EMAC_MDIO_BASE,
|
|
.end = DM644X_EMAC_MDIO_BASE + SZ_4K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_mdio_device = {
|
|
.name = "davinci_mdio",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(dm644x_mdio_resources),
|
|
.resource = dm644x_mdio_resources,
|
|
};
|
|
|
|
/*
|
|
* Device specific mux setup
|
|
*
|
|
* soc description mux mode mode mux dbg
|
|
* reg offset mask mode
|
|
*/
|
|
static const struct mux_config dm644x_pins[] = {
|
|
#ifdef CONFIG_DAVINCI_MUX
|
|
MUX_CFG(DM644X, HDIREN, 0, 16, 1, 1, true)
|
|
MUX_CFG(DM644X, ATAEN, 0, 17, 1, 1, true)
|
|
MUX_CFG(DM644X, ATAEN_DISABLE, 0, 17, 1, 0, true)
|
|
|
|
MUX_CFG(DM644X, HPIEN_DISABLE, 0, 29, 1, 0, true)
|
|
|
|
MUX_CFG(DM644X, AEAW, 0, 0, 31, 31, true)
|
|
MUX_CFG(DM644X, AEAW0, 0, 0, 1, 0, true)
|
|
MUX_CFG(DM644X, AEAW1, 0, 1, 1, 0, true)
|
|
MUX_CFG(DM644X, AEAW2, 0, 2, 1, 0, true)
|
|
MUX_CFG(DM644X, AEAW3, 0, 3, 1, 0, true)
|
|
MUX_CFG(DM644X, AEAW4, 0, 4, 1, 0, true)
|
|
|
|
MUX_CFG(DM644X, MSTK, 1, 9, 1, 0, false)
|
|
|
|
MUX_CFG(DM644X, I2C, 1, 7, 1, 1, false)
|
|
|
|
MUX_CFG(DM644X, MCBSP, 1, 10, 1, 1, false)
|
|
|
|
MUX_CFG(DM644X, UART1, 1, 1, 1, 1, true)
|
|
MUX_CFG(DM644X, UART2, 1, 2, 1, 1, true)
|
|
|
|
MUX_CFG(DM644X, PWM0, 1, 4, 1, 1, false)
|
|
|
|
MUX_CFG(DM644X, PWM1, 1, 5, 1, 1, false)
|
|
|
|
MUX_CFG(DM644X, PWM2, 1, 6, 1, 1, false)
|
|
|
|
MUX_CFG(DM644X, VLYNQEN, 0, 15, 1, 1, false)
|
|
MUX_CFG(DM644X, VLSCREN, 0, 14, 1, 1, false)
|
|
MUX_CFG(DM644X, VLYNQWD, 0, 12, 3, 3, false)
|
|
|
|
MUX_CFG(DM644X, EMACEN, 0, 31, 1, 1, true)
|
|
|
|
MUX_CFG(DM644X, GPIO3V, 0, 31, 1, 0, true)
|
|
|
|
MUX_CFG(DM644X, GPIO0, 0, 24, 1, 0, true)
|
|
MUX_CFG(DM644X, GPIO3, 0, 25, 1, 0, false)
|
|
MUX_CFG(DM644X, GPIO43_44, 1, 7, 1, 0, false)
|
|
MUX_CFG(DM644X, GPIO46_47, 0, 22, 1, 0, true)
|
|
|
|
MUX_CFG(DM644X, RGB666, 0, 22, 1, 1, true)
|
|
|
|
MUX_CFG(DM644X, LOEEN, 0, 24, 1, 1, true)
|
|
MUX_CFG(DM644X, LFLDEN, 0, 25, 1, 1, false)
|
|
#endif
|
|
};
|
|
|
|
/* FIQ are pri 0-1; otherwise 2-7, with 7 lowest priority */
|
|
static u8 dm644x_default_priorities[DAVINCI_N_AINTC_IRQ] = {
|
|
[IRQ_VDINT0] = 2,
|
|
[IRQ_VDINT1] = 6,
|
|
[IRQ_VDINT2] = 6,
|
|
[IRQ_HISTINT] = 6,
|
|
[IRQ_H3AINT] = 6,
|
|
[IRQ_PRVUINT] = 6,
|
|
[IRQ_RSZINT] = 6,
|
|
[7] = 7,
|
|
[IRQ_VENCINT] = 6,
|
|
[IRQ_ASQINT] = 6,
|
|
[IRQ_IMXINT] = 6,
|
|
[IRQ_VLCDINT] = 6,
|
|
[IRQ_USBINT] = 4,
|
|
[IRQ_EMACINT] = 4,
|
|
[14] = 7,
|
|
[15] = 7,
|
|
[IRQ_CCINT0] = 5, /* dma */
|
|
[IRQ_CCERRINT] = 5, /* dma */
|
|
[IRQ_TCERRINT0] = 5, /* dma */
|
|
[IRQ_TCERRINT] = 5, /* dma */
|
|
[IRQ_PSCIN] = 7,
|
|
[21] = 7,
|
|
[IRQ_IDE] = 4,
|
|
[23] = 7,
|
|
[IRQ_MBXINT] = 7,
|
|
[IRQ_MBRINT] = 7,
|
|
[IRQ_MMCINT] = 7,
|
|
[IRQ_SDIOINT] = 7,
|
|
[28] = 7,
|
|
[IRQ_DDRINT] = 7,
|
|
[IRQ_AEMIFINT] = 7,
|
|
[IRQ_VLQINT] = 4,
|
|
[IRQ_TINT0_TINT12] = 2, /* clockevent */
|
|
[IRQ_TINT0_TINT34] = 2, /* clocksource */
|
|
[IRQ_TINT1_TINT12] = 7, /* DSP timer */
|
|
[IRQ_TINT1_TINT34] = 7, /* system tick */
|
|
[IRQ_PWMINT0] = 7,
|
|
[IRQ_PWMINT1] = 7,
|
|
[IRQ_PWMINT2] = 7,
|
|
[IRQ_I2C] = 3,
|
|
[IRQ_UARTINT0] = 3,
|
|
[IRQ_UARTINT1] = 3,
|
|
[IRQ_UARTINT2] = 3,
|
|
[IRQ_SPINT0] = 3,
|
|
[IRQ_SPINT1] = 3,
|
|
[45] = 7,
|
|
[IRQ_DSP2ARM0] = 4,
|
|
[IRQ_DSP2ARM1] = 4,
|
|
[IRQ_GPIO0] = 7,
|
|
[IRQ_GPIO1] = 7,
|
|
[IRQ_GPIO2] = 7,
|
|
[IRQ_GPIO3] = 7,
|
|
[IRQ_GPIO4] = 7,
|
|
[IRQ_GPIO5] = 7,
|
|
[IRQ_GPIO6] = 7,
|
|
[IRQ_GPIO7] = 7,
|
|
[IRQ_GPIOBNK0] = 7,
|
|
[IRQ_GPIOBNK1] = 7,
|
|
[IRQ_GPIOBNK2] = 7,
|
|
[IRQ_GPIOBNK3] = 7,
|
|
[IRQ_GPIOBNK4] = 7,
|
|
[IRQ_COMMTX] = 7,
|
|
[IRQ_COMMRX] = 7,
|
|
[IRQ_EMUINT] = 7,
|
|
};
|
|
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
static s8 queue_priority_mapping[][2] = {
|
|
/* {event queue no, Priority} */
|
|
{0, 3},
|
|
{1, 7},
|
|
{-1, -1},
|
|
};
|
|
|
|
static const struct dma_slave_map dm644x_edma_map[] = {
|
|
{ "davinci-mcbsp", "tx", EDMA_FILTER_PARAM(0, 2) },
|
|
{ "davinci-mcbsp", "rx", EDMA_FILTER_PARAM(0, 3) },
|
|
{ "spi_davinci", "tx", EDMA_FILTER_PARAM(0, 16) },
|
|
{ "spi_davinci", "rx", EDMA_FILTER_PARAM(0, 17) },
|
|
{ "dm6441-mmc.0", "rx", EDMA_FILTER_PARAM(0, 26) },
|
|
{ "dm6441-mmc.0", "tx", EDMA_FILTER_PARAM(0, 27) },
|
|
};
|
|
|
|
static struct edma_soc_info dm644x_edma_pdata = {
|
|
.queue_priority_mapping = queue_priority_mapping,
|
|
.default_queue = EVENTQ_1,
|
|
.slave_map = dm644x_edma_map,
|
|
.slavecnt = ARRAY_SIZE(dm644x_edma_map),
|
|
};
|
|
|
|
static struct resource edma_resources[] = {
|
|
{
|
|
.name = "edma3_cc",
|
|
.start = 0x01c00000,
|
|
.end = 0x01c00000 + SZ_64K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.name = "edma3_tc0",
|
|
.start = 0x01c10000,
|
|
.end = 0x01c10000 + SZ_1K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.name = "edma3_tc1",
|
|
.start = 0x01c10400,
|
|
.end = 0x01c10400 + SZ_1K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.name = "edma3_ccint",
|
|
.start = IRQ_CCINT0,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.name = "edma3_ccerrint",
|
|
.start = IRQ_CCERRINT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
/* not using TC*_ERR */
|
|
};
|
|
|
|
static const struct platform_device_info dm644x_edma_device __initconst = {
|
|
.name = "edma",
|
|
.id = 0,
|
|
.dma_mask = DMA_BIT_MASK(32),
|
|
.res = edma_resources,
|
|
.num_res = ARRAY_SIZE(edma_resources),
|
|
.data = &dm644x_edma_pdata,
|
|
.size_data = sizeof(dm644x_edma_pdata),
|
|
};
|
|
|
|
/* DM6446 EVM uses ASP0; line-out is a pair of RCA jacks */
|
|
static struct resource dm644x_asp_resources[] = {
|
|
{
|
|
.name = "mpu",
|
|
.start = DAVINCI_ASP0_BASE,
|
|
.end = DAVINCI_ASP0_BASE + SZ_8K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = DAVINCI_DMA_ASP0_TX,
|
|
.end = DAVINCI_DMA_ASP0_TX,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
{
|
|
.start = DAVINCI_DMA_ASP0_RX,
|
|
.end = DAVINCI_DMA_ASP0_RX,
|
|
.flags = IORESOURCE_DMA,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_asp_device = {
|
|
.name = "davinci-mcbsp",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(dm644x_asp_resources),
|
|
.resource = dm644x_asp_resources,
|
|
};
|
|
|
|
#define DM644X_VPSS_BASE 0x01c73400
|
|
|
|
static struct resource dm644x_vpss_resources[] = {
|
|
{
|
|
/* VPSS Base address */
|
|
.name = "vpss",
|
|
.start = DM644X_VPSS_BASE,
|
|
.end = DM644X_VPSS_BASE + 0xff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_vpss_device = {
|
|
.name = "vpss",
|
|
.id = -1,
|
|
.dev.platform_data = "dm644x_vpss",
|
|
.num_resources = ARRAY_SIZE(dm644x_vpss_resources),
|
|
.resource = dm644x_vpss_resources,
|
|
};
|
|
|
|
static struct resource dm644x_vpfe_resources[] = {
|
|
{
|
|
.start = IRQ_VDINT0,
|
|
.end = IRQ_VDINT0,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
.start = IRQ_VDINT1,
|
|
.end = IRQ_VDINT1,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static u64 dm644x_video_dma_mask = DMA_BIT_MASK(32);
|
|
static struct resource dm644x_ccdc_resource[] = {
|
|
/* CCDC Base address */
|
|
{
|
|
.start = 0x01c70400,
|
|
.end = 0x01c70400 + 0xff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_ccdc_dev = {
|
|
.name = "dm644x_ccdc",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(dm644x_ccdc_resource),
|
|
.resource = dm644x_ccdc_resource,
|
|
.dev = {
|
|
.dma_mask = &dm644x_video_dma_mask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_vpfe_dev = {
|
|
.name = CAPTURE_DRV_NAME,
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(dm644x_vpfe_resources),
|
|
.resource = dm644x_vpfe_resources,
|
|
.dev = {
|
|
.dma_mask = &dm644x_video_dma_mask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
};
|
|
|
|
#define DM644X_OSD_BASE 0x01c72600
|
|
|
|
static struct resource dm644x_osd_resources[] = {
|
|
{
|
|
.start = DM644X_OSD_BASE,
|
|
.end = DM644X_OSD_BASE + 0x1ff,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_osd_dev = {
|
|
.name = DM644X_VPBE_OSD_SUBDEV_NAME,
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(dm644x_osd_resources),
|
|
.resource = dm644x_osd_resources,
|
|
.dev = {
|
|
.dma_mask = &dm644x_video_dma_mask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
};
|
|
|
|
#define DM644X_VENC_BASE 0x01c72400
|
|
|
|
static struct resource dm644x_venc_resources[] = {
|
|
{
|
|
.start = DM644X_VENC_BASE,
|
|
.end = DM644X_VENC_BASE + 0x17f,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
};
|
|
|
|
#define DM644X_VPSS_MUXSEL_PLL2_MODE BIT(0)
|
|
#define DM644X_VPSS_MUXSEL_VPBECLK_MODE BIT(1)
|
|
#define DM644X_VPSS_VENCLKEN BIT(3)
|
|
#define DM644X_VPSS_DACCLKEN BIT(4)
|
|
|
|
static int dm644x_venc_setup_clock(enum vpbe_enc_timings_type type,
|
|
unsigned int pclock)
|
|
{
|
|
int ret = 0;
|
|
u32 v = DM644X_VPSS_VENCLKEN;
|
|
|
|
switch (type) {
|
|
case VPBE_ENC_STD:
|
|
v |= DM644X_VPSS_DACCLKEN;
|
|
writel(v, DAVINCI_SYSMOD_VIRT(SYSMOD_VPSS_CLKCTL));
|
|
break;
|
|
case VPBE_ENC_DV_TIMINGS:
|
|
if (pclock <= 27000000) {
|
|
v |= DM644X_VPSS_DACCLKEN;
|
|
writel(v, DAVINCI_SYSMOD_VIRT(SYSMOD_VPSS_CLKCTL));
|
|
} else {
|
|
/*
|
|
* For HD, use external clock source since
|
|
* HD requires higher clock rate
|
|
*/
|
|
v |= DM644X_VPSS_MUXSEL_VPBECLK_MODE;
|
|
writel(v, DAVINCI_SYSMOD_VIRT(SYSMOD_VPSS_CLKCTL));
|
|
}
|
|
break;
|
|
default:
|
|
ret = -EINVAL;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static struct resource dm644x_v4l2_disp_resources[] = {
|
|
{
|
|
.start = IRQ_VENCINT,
|
|
.end = IRQ_VENCINT,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_vpbe_display = {
|
|
.name = "vpbe-v4l2",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(dm644x_v4l2_disp_resources),
|
|
.resource = dm644x_v4l2_disp_resources,
|
|
.dev = {
|
|
.dma_mask = &dm644x_video_dma_mask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
};
|
|
|
|
static struct venc_platform_data dm644x_venc_pdata = {
|
|
.setup_clock = dm644x_venc_setup_clock,
|
|
};
|
|
|
|
static struct platform_device dm644x_venc_dev = {
|
|
.name = DM644X_VPBE_VENC_SUBDEV_NAME,
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(dm644x_venc_resources),
|
|
.resource = dm644x_venc_resources,
|
|
.dev = {
|
|
.dma_mask = &dm644x_video_dma_mask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
.platform_data = &dm644x_venc_pdata,
|
|
},
|
|
};
|
|
|
|
static struct platform_device dm644x_vpbe_dev = {
|
|
.name = "vpbe_controller",
|
|
.id = -1,
|
|
.dev = {
|
|
.dma_mask = &dm644x_video_dma_mask,
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
},
|
|
};
|
|
|
|
static struct resource dm644_gpio_resources[] = {
|
|
{ /* registers */
|
|
.start = DAVINCI_GPIO_BASE,
|
|
.end = DAVINCI_GPIO_BASE + SZ_4K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{ /* interrupt */
|
|
.start = IRQ_GPIOBNK0,
|
|
.end = IRQ_GPIOBNK4,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct davinci_gpio_platform_data dm644_gpio_platform_data = {
|
|
.ngpio = 71,
|
|
};
|
|
|
|
int __init dm644x_gpio_register(void)
|
|
{
|
|
return davinci_gpio_register(dm644_gpio_resources,
|
|
ARRAY_SIZE(dm644_gpio_resources),
|
|
&dm644_gpio_platform_data);
|
|
}
|
|
/*----------------------------------------------------------------------*/
|
|
|
|
static struct map_desc dm644x_io_desc[] = {
|
|
{
|
|
.virtual = IO_VIRT,
|
|
.pfn = __phys_to_pfn(IO_PHYS),
|
|
.length = IO_SIZE,
|
|
.type = MT_DEVICE
|
|
},
|
|
};
|
|
|
|
/* Contents of JTAG ID register used to identify exact cpu type */
|
|
static struct davinci_id dm644x_ids[] = {
|
|
{
|
|
.variant = 0x0,
|
|
.part_no = 0xb700,
|
|
.manufacturer = 0x017,
|
|
.cpu_id = DAVINCI_CPU_ID_DM6446,
|
|
.name = "dm6446",
|
|
},
|
|
{
|
|
.variant = 0x1,
|
|
.part_no = 0xb700,
|
|
.manufacturer = 0x017,
|
|
.cpu_id = DAVINCI_CPU_ID_DM6446,
|
|
.name = "dm6446a",
|
|
},
|
|
};
|
|
|
|
static u32 dm644x_psc_bases[] = { DAVINCI_PWR_SLEEP_CNTRL_BASE };
|
|
|
|
/*
|
|
* T0_BOT: Timer 0, bottom: clockevent source for hrtimers
|
|
* T0_TOP: Timer 0, top : clocksource for generic timekeeping
|
|
* T1_BOT: Timer 1, bottom: (used by DSP in TI DSPLink code)
|
|
* T1_TOP: Timer 1, top : <unused>
|
|
*/
|
|
static struct davinci_timer_info dm644x_timer_info = {
|
|
.timers = davinci_timer_instance,
|
|
.clockevent_id = T0_BOT,
|
|
.clocksource_id = T0_TOP,
|
|
};
|
|
|
|
static struct plat_serial8250_port dm644x_serial0_platform_data[] = {
|
|
{
|
|
.mapbase = DAVINCI_UART0_BASE,
|
|
.irq = IRQ_UARTINT0,
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
|
|
UPF_IOREMAP,
|
|
.iotype = UPIO_MEM,
|
|
.regshift = 2,
|
|
},
|
|
{
|
|
.flags = 0,
|
|
}
|
|
};
|
|
static struct plat_serial8250_port dm644x_serial1_platform_data[] = {
|
|
{
|
|
.mapbase = DAVINCI_UART1_BASE,
|
|
.irq = IRQ_UARTINT1,
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
|
|
UPF_IOREMAP,
|
|
.iotype = UPIO_MEM,
|
|
.regshift = 2,
|
|
},
|
|
{
|
|
.flags = 0,
|
|
}
|
|
};
|
|
static struct plat_serial8250_port dm644x_serial2_platform_data[] = {
|
|
{
|
|
.mapbase = DAVINCI_UART2_BASE,
|
|
.irq = IRQ_UARTINT2,
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
|
|
UPF_IOREMAP,
|
|
.iotype = UPIO_MEM,
|
|
.regshift = 2,
|
|
},
|
|
{
|
|
.flags = 0,
|
|
}
|
|
};
|
|
|
|
struct platform_device dm644x_serial_device[] = {
|
|
{
|
|
.name = "serial8250",
|
|
.id = PLAT8250_DEV_PLATFORM,
|
|
.dev = {
|
|
.platform_data = dm644x_serial0_platform_data,
|
|
}
|
|
},
|
|
{
|
|
.name = "serial8250",
|
|
.id = PLAT8250_DEV_PLATFORM1,
|
|
.dev = {
|
|
.platform_data = dm644x_serial1_platform_data,
|
|
}
|
|
},
|
|
{
|
|
.name = "serial8250",
|
|
.id = PLAT8250_DEV_PLATFORM2,
|
|
.dev = {
|
|
.platform_data = dm644x_serial2_platform_data,
|
|
}
|
|
},
|
|
{
|
|
}
|
|
};
|
|
|
|
static struct davinci_soc_info davinci_soc_info_dm644x = {
|
|
.io_desc = dm644x_io_desc,
|
|
.io_desc_num = ARRAY_SIZE(dm644x_io_desc),
|
|
.jtag_id_reg = 0x01c40028,
|
|
.ids = dm644x_ids,
|
|
.ids_num = ARRAY_SIZE(dm644x_ids),
|
|
.cpu_clks = dm644x_clks,
|
|
.psc_bases = dm644x_psc_bases,
|
|
.psc_bases_num = ARRAY_SIZE(dm644x_psc_bases),
|
|
.pinmux_base = DAVINCI_SYSTEM_MODULE_BASE,
|
|
.pinmux_pins = dm644x_pins,
|
|
.pinmux_pins_num = ARRAY_SIZE(dm644x_pins),
|
|
.intc_base = DAVINCI_ARM_INTC_BASE,
|
|
.intc_type = DAVINCI_INTC_TYPE_AINTC,
|
|
.intc_irq_prios = dm644x_default_priorities,
|
|
.intc_irq_num = DAVINCI_N_AINTC_IRQ,
|
|
.timer_info = &dm644x_timer_info,
|
|
.emac_pdata = &dm644x_emac_pdata,
|
|
.sram_dma = 0x00008000,
|
|
.sram_len = SZ_16K,
|
|
};
|
|
|
|
void __init dm644x_init_asp(void)
|
|
{
|
|
davinci_cfg_reg(DM644X_MCBSP);
|
|
platform_device_register(&dm644x_asp_device);
|
|
}
|
|
|
|
void __init dm644x_init(void)
|
|
{
|
|
davinci_common_init(&davinci_soc_info_dm644x);
|
|
davinci_map_sysmod();
|
|
davinci_clk_init(davinci_soc_info_dm644x.cpu_clks);
|
|
}
|
|
|
|
int __init dm644x_init_video(struct vpfe_config *vpfe_cfg,
|
|
struct vpbe_config *vpbe_cfg)
|
|
{
|
|
if (vpfe_cfg || vpbe_cfg)
|
|
platform_device_register(&dm644x_vpss_device);
|
|
|
|
if (vpfe_cfg) {
|
|
dm644x_vpfe_dev.dev.platform_data = vpfe_cfg;
|
|
platform_device_register(&dm644x_ccdc_dev);
|
|
platform_device_register(&dm644x_vpfe_dev);
|
|
}
|
|
|
|
if (vpbe_cfg) {
|
|
dm644x_vpbe_dev.dev.platform_data = vpbe_cfg;
|
|
platform_device_register(&dm644x_osd_dev);
|
|
platform_device_register(&dm644x_venc_dev);
|
|
platform_device_register(&dm644x_vpbe_dev);
|
|
platform_device_register(&dm644x_vpbe_display);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int __init dm644x_init_devices(void)
|
|
{
|
|
struct platform_device *edma_pdev;
|
|
int ret = 0;
|
|
|
|
if (!cpu_is_davinci_dm644x())
|
|
return 0;
|
|
|
|
edma_pdev = platform_device_register_full(&dm644x_edma_device);
|
|
if (IS_ERR(edma_pdev)) {
|
|
pr_warn("%s: Failed to register eDMA\n", __func__);
|
|
return PTR_ERR(edma_pdev);
|
|
}
|
|
|
|
platform_device_register(&dm644x_mdio_device);
|
|
platform_device_register(&dm644x_emac_device);
|
|
|
|
ret = davinci_init_wdt();
|
|
if (ret)
|
|
pr_warn("%s: watchdog init failed: %d\n", __func__, ret);
|
|
|
|
return ret;
|
|
}
|
|
postcore_initcall(dm644x_init_devices);
|